

## **General Disclaimer**

### **One or more of the Following Statements may affect this Document**

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

# ELECTRON LITHOGRAPHY STAR DESIGN GUIDELINES

NASA-CR-170766

## PART II of IV: The Design of a STAR for Space Applications

(NASA-CR-170766) ELECTRON LITHOGRAPHY STAR  
DESIGN GUIDELINES. PART 2: THE DESIGN OF A  
STAR FOR SPACE APPLICATIONS Final Report  
(Mississippi State Univ., Mississippi  
State.) 240 p HC A11/HF A01

N85-31841

Unclas  
16021

CSCD 09B 02/60

ENGINEERING & INDUSTRIAL RESEARCH STATION  
ELECTRICAL ENGINEERING

### FINAL REPORT - PART II

Submitted to:

National Aeronautics and Space Administration  
George C. Marshall Space Flight Center



Date of general release

May 1985

Mississippi State University  
Mississippi State, MS 39762

MSSU-EIRS-EE-83-3

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER MS5u-EIRS-EE-83-3	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Electron Lithography STAR Design Guidelines Part 2: The Design of a STAR for Space Applications		5. TYPE OF REPORT & PERIOD COVERED Final Report - Part 2 of 4
7. AUTHOR(s) J. Donald Trotter: Principal Investigator Warren Newman: Associate Investigator		6. PERFORMING ORG. REPORT NUMBER
9. PERFORMING ORGANIZATION NAME AND ADDRESS Mississippi State University Drawer EE Mississippi State, MS 39762		8. CONTRACT OR GRANT NUMBER(s) NAS8-33450
11. CONTROLLING OFFICE NAME AND ADDRESS NASA/MSFC MSFC, AL 35812 ATTN: Harley R. Hope AP29-C		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) ONRRR, Georgia Institute of Technology 206 O'Keefe Building Atlanta, GA 39332		12. REPORT DATE August 31, 1982
		13. NUMBER OF PAGES 237
		15. SECURITY CLASS. (of this report) Unclassified
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Gate array STAR Semicustom CMOS cell library Bulk CMOS silicon gate		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)  This part describes the development of a radiation-hard array designed for the STAR system.		

FINAL REPORT  
CONTRACT NAS8-33450  
ELECTRON LITHOGRAPHY STAR DESIGN GUIDELINES  
Part 2: THE DESIGN OF A STAR FOR SPACE APPLICATIONS

Principal Investigator

J. Donald Trotter

Associate Investigator

Warren Newman

Mississippi State University  
Department of Electrical Engineering  
Mississippi State, Mississippi 39762

August 31, 1982

for

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION  
Marshall Space Flight Center, AL 35812



## SUMMARY

This section describes the STAR design system developed by NASA which enables any user with a logic diagram to design a semicustom digital MOS integrated circuit. The system is comprised of a library of standard logic cells and computer programs to place, route, and display designs implemented with cells from the library.

Also described is the development of a radiation-hard array designed for the STAR system. The design is based on the CMOS silicon gate technology developed by Sandia National Laboratories. The design rules used are given as well as the model parameters developed for the basic array element.

Library cells of the CMOS metal gate and CMOS silicon gate technologies were simulated using SPICE, and the results are shown and compared.

# TABLE OF CONTENTS

Chapter	Page
1. INTRODUCTION . . . . .	1
A. Overview of User's Guide . . . . .	1
B. Overview of Radiation-Hard Array Section . . . . .	2
2. STAR USER'S GUIDE . . . . .	4
A. Introduction to the STAR Design System . . . . .	4
B. Array/Standard Cell Structure and Design Considerations . . . . .	7
C. STAR Software User's Guide . . . . .	42
D. STAR Design System Software . . . . .	53
E. Periphery Structure . . . . .	84
F. Pad Locations . . . . .	88
3. RADIATION-HARD TRANSISTOR ARRAY . . . . .	99
A. Introduction . . . . .	99
B. Process Description . . . . .	100
C. Design Rules . . . . .	103
D. Array Description . . . . .	108
E. Logic Cells . . . . .	126
4. STAR-CELL SIMULATION . . . . .	129
A. Introduction . . . . .	129
B. Program and Model Choices . . . . .	129
C. Circuit Simulation . . . . .	132
APPENDIX . . . . .	148
A. Introduction . . . . .	148
B. Data Sheets . . . . .	148

# LIST OF ILLUSTRATIONS

Figure	Title	Page
2.1	STAR Design Procedure . . . . .	6
2.2	STAR CMOS-SOS and CMOS-Bulk Array Layouts . .	8
2.3	STAR Metal Gate Cell Global Paths . . . . .	10
2.4	384 Transistor Metal Gate STAR . . . . .	11
2.5	1728 Transistor Metal Gate STAR . . . . .	12
2.6	5264 Transistor Metal Gate STAR . . . . .	13
2.7	Typical Metal Gate STAR Logic Cell . . . . .	15
2.8	Standard Cell Library Format . . . . .	16
2.9a	STAR-CELL Symbolic Display Line Segments and Pin Numbers . . . . .	18
2.9b	STAR-CELL Symbolic Display Line Segments Only .	18
2.10	Example Circuit Schematic . . . . .	20
2.11	Example Cell Layout . . . . .	20
2.12	Example illustrating Delay Calculations . . .	26
2.13	Delays for 1310 With $V_{DD} = 5$ . . . . .	28
2.14	Delays for 1720 With $V_{DD} = 5$ . . . . .	28
2.15	STAR Design System Flowchart and Software Components . . . . .	45
2.16	Example Logic Diagram . . . . .	48
2.17	Example Input File . . . . .	49
2.18	STAR Design System Software Flowchart . . .	54
2.19	STAR-Place Output File (Placeout) . . . . .	61
2.20	Data Entry Step Output . . . . .	64

## LIST OF ILLUSTRATIONS (CONTINUED)

Figure	Title	Page
2.21	Output Shown For Single Cluster Formation From Cluster File . . . . .	65
2.22	Clustering Step Summary Output . . . . .	65
2.23	Linear Ordering Step Output . . . . .	66
2.24	Wirecross Output . . . . .	66
2.25	Folding Summary and Result Rating Output . .	68
2.26	Pictorial Placement Output . . . . .	69
2.27	Pad Placement, Grid Coordinate Translation, and Barrier Construction Output . . . . .	70
2.28	Example STAR-COMPILE Output . . . . .	76
2.29	STARPAR Example . . . . .	81
2.30	Example STAR-PRINT Output (Mosaic) . . . .	83
2.31a	Metal-Gate Input Pad Schematic . . . . .	86
2.31b	Metal-Gate Input Pad Layout . . . . .	86
2.32a	Metal-Gate Output Pad Schematic . . . . .	87
2.32b	Metal-Gate Output Pad Layout . . . . .	87
2.33	STAR Power Structure and Pad Locations . . .	89
2.34	Original PLACEOUT File . . . . .	91
2.35	Modified PLACEOUT File . . . . .	91
3.1	Basic Silicon Gate Array Element . . . . .	109
3.2	Mask 1 P-Well Implant . . . . .	110
3.3	Mask 2 P <sup>+</sup> Guardband Diffusion . . . . .	111
3.4	Mask 3 Thick Oxide . . . . .	112
3.5	Mask 4 Poly-Silicon Gates . . . . .	113

## LIST OF ILLUSTRATIONS (CONTINUED)

Figure	Title	Page
3.6	Mask 5 $N^+$ Region Implant . . . . .	114
3.7	Mask 6 $P^+$ Region Implant . . . . .	115
3.8	Mask 7 Contacts . . . . .	116
3.9	Local and Global Routing Channels . . . . .	117
3.10	Gridding Method for Determining Current . . . . .	121
3.11	Connections for Determining Diffusion Area Resistances . . . . .	121
3.12a	Silicon Gate Input Pad Schematic . . . . .	124
3.12b	Silicon Gate Input Pad Layout . . . . .	124
3.13a	Silicon Gate Output Pad Schematic . . . . .	125
3.13b	Silicon Gate Output Pad Layout . . . . .	125
4.1	SPICE Input Circuit Configuration . . . . .	134

# LIST OF TABLES

Table	Title	Page
2.1	STAR Metal-Gate CMOS Standard Cell Library Listing . . . . .	32
2.2	Some SIGMA Commands . . . . .	43
2.3	Presently Available STAR Sizes . . . . .	58
2.4	STAR-COMPILE Bias Files . . . . .	74
2.5	STAR-ROUTE Control Files . . . . .	77
2.6	Run Time Messages . . . . .	79
2.7	STAR-PRINT Scroll Size Files . . . . .	80
2.8	Pad Locations and Types For Small STAR . . . . .	92
2.9	Pad Locations and Types For Medium STAR . . . . .	93
2.10	Pad Locations and Types For Large STAR . . . . .	94
3.1	Silicon Gate Process Outline . . . . .	101
3.2	NASA Design Rules For Sandia Process . . . . .	104
4.1	SPICE Model Parameters for Metal Gate STAR . . . . .	130
4.2	SPICE2 Model Parameters for Silicon Gate STAR . . . . .	131
4.3	Metal Gate Dynamic Performance Data . . . . .	136
4.4	Silicon Gate Dynamic Performance Data . . . . .	140
4.5	Metal Gate Dynamic Performance Curve Equations . . . . .	144
4.6	Silicon Gate Dynamic Performance Curve Equations . . . . .	146

## CHAPTER 1. INTRODUCTION

This report is presented in two parts. The first section documents the existing STAR design system developed by NASA. This system includes a standard cell library and computer programs to place, route, and display designs implemented with logic cells from the library.

The second section describes the development of a radiation-hard array designed for the STAR system based on the Sandia CMOS silicon gate process. Logic cells for this technology were also developed.

A chapter is presented on how the dynamic performance data for the standard cells were obtained.

The Appendix contains the metal gate and silicon gate standard cell data sheets, which include the logic function, pin numbers, node capacitance, and dynamic data.

### A. OVERVIEW OF USER'S GUIDE SECTION

The intent of this section is to enable a user who has no prior experience with the STAR design system or integrated circuit fabrication to design a semicustom digital MOS integrated circuit from a logic diagram. Information is supplied on the structure of the array itself, available logic cells, and the software necessary to complete the design.

The transistor array concept is explained and the cells which currently comprise the Standard Cell Library are described. Included is an example cell layout and instructions on how to interpret

the symbols used to display a STAR layout. A section on creation of new standard cells is also included.

Information on how to use the STAR design system software is presented. The five STAR programs are explained and an example design is taken from the logic diagram phase to the STAR symbolic composite layout. Also included are guidelines for file management on the XEROX SIGMA/7 computer system for the STAR programs.

A brief description of the STAR peripheral circuitry is given. This is included for manual layout considerations and for determining the drive capability of the cell.

## B. OVERVIEW OF RADIATION-HARD ARRAY SECTION

This section describes the radiation-hard transistor array, based on the Sandia CMOS silicon gate technology, that was developed for NASA's Standard Transistor ARray (STAR) design system.

The advantages of using the Sandia silicon gate process are discussed, and a brief explanation of the processing steps is given. The Sandia design rules are presented and their numbering scheme is explained.

The array design is described and the seven masks necessary to fabricate it are shown. The design of the basic array element is detailed and the influence of the design rules on the design are discussed. The model parameters pertaining to the array element were determined.



Silicon gate logic cells were duplicated from the metal gate Standard Cell library. The individual cells were simulated using the circuit simulation program, SPICE2, and the results are shown in Chapter 4.

## CHAPTER 2. STAR USER'S GUIDE

### A. INTRODUCTION TO THE STAR DESIGN SYSTEM

The Standard Transistor Array (STAR) design system is a two layer metal interconnect semicustom approach to the design and fabrication of digital MOS integrated circuits. The development of STAR has stemmed from an attempt to incorporate the best features of both custom and semicustom approaches to integrated circuits. The true custom circuit forces the generation of a complete set of masks and full range processing for each design iteration. Characteristics of true custom circuits are high device density, long design cycle times, the maximum number of processing steps, and high costs. In the semicustom circuit, each application forces the generation of a set of interconnect masks only, and limited processing. The basic array is preprocessed and stockpiled until utilized. Characteristics of single metal interconnect semicustom circuits are low device density, short design cycle time, minimum number of processing steps, and low development cost. The STAR system is an attempt to optimize these characteristics into an integrated design system that would yield high device density, short design cycle times, and, in addition, provide for changes in device and processing technology.

The STAR consists of a predefined array of transistors superimposed on a common grid system. To realize a given circuit design requires the transistors be interconnected in the required manner. Since the arrays have been preprocessed to the point of metallization, each STAR circuit design is realized by the creation of three custom masks that

define the first layer of metal, the VIAS, and the second layer of metal.

A standard-cell approach is used to simplify the specification of the interconnection on the STAR. Hence, the design procedure consists of the selection of standard-cells from a cell library, the placement of these cells on the STAR, and finally the specifications of the interconnection routes between the cells. This procedure can be performed utilizing either manual or computer-aided design techniques. Interconnection data is then input into artwork generation software to create the three custom masks needed for the final processing of the device. The simple grid system provides for adequate displays on line printer output without the need for expensive interactive graphics.

The STAR is designed to accept a wide range of application methods that include manual placement and routing, line printer display, interactive graphics placement and routing, and automatic placement and routing. The software to support these techniques has been developed and is currently being used. Figure 2.1 describes the STAR design procedure.

As technologies change there is a need for the design system to follow the technologies without the need for a major overhaul of the software already developed. The STAR system provides such flexibility since only the array understructure need be redefined and processed in the new technology. Wire routes, gate locations, and source-drain contacts are maintained at fixed locations.<sup>[1]</sup>




Figure 2.1 STAR Design Procedure

## B. ARRAY/STANDARD CELL STRUCTURE AND DESIGN CONSIDERATIONS

This section describes the physical structure of the Standard Transistor Array and how it is interconnected to implement a logic function. The concept and format of the Standard Cell Library is explained, as well as the method for adding new cells to it. Each of the cells presently in the Library is explained in detail. A section is presented on items to consider before choosing the logic cells used in a design. Also included is a section on interpreting the symbolic display of a STAR cell.

1. Array Description. The Standard Transistor Array developed by NASA consists of alternating rows of P and N type devices that have been designed around a common grid system. The array has been defined in CMOS-bulk metal gate, CMOS-SOS silicon gate, CCL (Closed Contoured Logic)-SOS, and CCL-bulk MOS technologies. Initial emphasis has been placed on the CMOS-bulk and CMOS-SOS technologies with arrays having been processed in these technologies. Figure 2.2 shows the basic array elements and the grid structure of these two technologies.

The grid used in the array has been initially established at 0.8 mil to accomodate 0.5 mil metal lines and 0.3 mil VIAS. The array density is  $7.68 \text{ mil}^2/\text{device}$  in the basic element. The gates of the devices, source and drain contacts, and interconnecting routes are




Figure 2.2. STAR CMOS-SOS and CMOS-Bulk Array Layouts

restricted to the grid system which is organized to provide local and global wiring channels to efficiently interconnect the devices. In general, the vertical routing is done in the first level metal and the horizontal routing in second level metal. There are three horizontal routing channels between the P and N devices that are used for local routing or to create logic cells. Two horizontal global channels exist above and below the power buses, for a total of four, to allow for interconnection to other logic cells. In the vertical direction, a global channel exists one grid to the left of each gate. All of the possible routing channels are illustrated in Figure 2.3.

The devices within the array are sized for logic loads and are connected in parallel to create buffers for driving large off-chip loads. The array is surrounded by multiple use pad cells that are convertible into input, output, and power pads by the proper placement of wiring segments within the pad cell as it is routed. More information on the STAR periphery is given later in this chapter.

Three sizes of the array have been created that include a 384 transistor (90x80 mils), a 1728 transistor (162x131 mils), and a 5264 transistor (254x208 mils) version. The three arrays are shown in Figures 2.4, 2.5, and 2.6 respectively.

ORIGINAL FROM FILE  
OF POOR QUALITY





Figure 2.3. STAR Metal Gate Cell Global Paths






384 TRANSISTORS

90 X 80 MILS


16 INPUT/OUTPUT PADS

Figure 2.4. 384 Transistor Metal Gate STAR



36 INPUT/OUTPUT PADS

Figure 2.5. 1728 Transistor Metal Gate STAR



5264 TRANSISTORS

262 X 214 MILS

64 INPUT/OUTPUT PADS

Figure 2.6. 5264 Transistor Metal Gate STAR

2. STAR Standard Cell Library. A logic cell family for the STAR, called the Standard Cell Library, has been created and put on disc storage. It consists of the normal building blocks for digital logic design. However, the library is open-ended to allow the user to define and design new cells to meet particular requirements in the most efficient manner possible. Creation of new cells will be discussed in a later section of this chapter.

Figure 2.7 illustrates an example of a typical logic cell contained in the library. It shows the CMOS-Bulk metal gate array layout and a two-input NOR STAR cell configuration. Each cell begins and ends with source connections to their respective power buses and the cell extends horizontally utilizing the number of transistors required for the logic. In the example shown, eight transistors (or four transistor pairs) are required. It can be seen how the channels are used to make intracell connections.

The software working form of the library contains the wiring segments of the cell in X-Y coordinates along with a segment identifier for each segment. Also, a reference point is established at the cell's starting point on the ground bus, with this point being used as the placement point for reuse of the cell. This information is utilized by the STAR automatic routing software to correctly route user specified logic cell interconnecting nets. The format of the Standard Cell Library is shown in Figure 2.8 for the two-input NOR cell, which was pictured in Figure 2.7.




Figure 2.7. Typical Metal Gate STAR Logic Cell

<u>LEVEL NO.</u>	<u>X1</u>	<u>Y1</u>	<u>X2</u>	<u>Y2</u>	<u>SEGMENT IDENTIFIER</u>
7	0	8.0	0	8.0	PO01
6	0	8.0	0	6.0	PO01
6	0	2.0	0	0.0	C112
7	0	0.0	0	0.0	C112
6	2	7.5	2	5.0	PLUS
6	2	7.0	3	7.0	PLUS
6	3	7.0	3	8.0	PLUS
7	3	8.0	3	8.0	PLUS
6	2	3.0	2	0.5	GNND
6	2	1.0	3	1.0	GNND
6	3	2.0	3	0.0	GNND
7	3	0.0	3	0.0	GNND
6	9	2.0	9	0.0	GNND
7	9	0.0	9	0.0	GNND
6	9	8.0	9	6.0	PLUS
7	9	8.0	9	8.0	PLUS
6	5	7.5	5	0.5	PO02
6	8	7.5	8	0.5	PO02
6	3	6.0	3	4.0	PO03
7	3	4.0	3	4.0	PO04
8	3	4.0	6	4.0	PO04
7	6	4.0	6	4.0	PO04
6	6	4.0	6	2.0	PO04
6	6	6.0	6	6.0	P333

Figure 2.8. Standard Cell Library Format

3. STAR Symbolic Display. Because the STAR system was designed to display on line printer output without the need for expensive graphics, the output must be symbolic. Furthermore, the symbols used must be universal to line printers. To more fully interact with the STAR system, such as verifying design results or creating a new logic cell, the user must be able to interpret this symbolic output.

Figure 2.9 illustrates the symbolic display of the two-input NOR cell 1120 shown in Figure 2.7. This figure was displayed using the data from the STAR cell library, as shown in Figure 2.8. Figure 2.9 shows the symbolic layout with the cell number (the reference point) in the lower left-hand corner in the vertical direction (C112). Pin numbers and bus connections are also displayed. P001 is always the first connection to the plus supply. Pin numbers greater than 100 denote internal connections (for example, P333). The two inputs are P002 and P003 and the output of the cell is P004. PLUS and GNND refer to connections to the plus and ground buses, respectively.

Figure 2.9b depicts the same layout, but without the pin numbers. The p and n diffusions are on grid rows 6 and 2, respectively. Transistors are then formed on every third grid column, starting at column 2. The power buses are represented by the rows of equal signs (=). The I's represent the top layer metal, while sixth layer metal is shown as a line of dashes (---). Where these two metal lines cross but do not form a connection is given by a plus sign (+). A connection between the two metal lines or a connection from a metal line to a power bus (called a VIA) is represented by a #.

ORIGINAL PAGE IS  
OF POOR QUALITY

8#	---#	----	----	----
IP	IPIP	IP P	IPIP	
71	III	I	I I	
10	IL 0	10 3	10IL	
61	I I	I I	I I	
0	1010	10 3	10 0	
5	I I	I	I	
1	514	12 3	12 5	
4	#---- <td>---- <td>I</td> <td></td> </td>	---- <td>I</td> <td></td>	I	
0	G G	IPIP	IP G	
3	I	I I	I	
1	IN N	1010	10 N	
21	I I	I I	I I	
11	ININ	10 0	10IN	
11	III	I	I I	
12	1010	12 4	1210	

(a) Line Segments and Pin Numbers

0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#
0	1	2	3	4	5	6	7	8	9	0
8#	7#	6#	5#	4#	3#	2#	1#	0#	9#	8#
I	I	I	I	I	I	I	I	I	I	I
7I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
6I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
5I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
4I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
3I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
2I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
1I	II	II	II	II	II	II	II	II	II	II
I	I	I	I	I	I	I	I	I	I	I
0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#
0	1	2	3	4	5	6	7	8	9	0

(b) Line Segments Only

Figure 2.9. STAR-CELL Symbolic Display



The line segment data for the layout shown in Figure 2.9 was obtained from the file shown in Figure 2.8. The first column indicates the level of the segment. Level 6 is horizontal metal (---), level 7 is a VIA (#), and level 8 is the top layer metal (J). The next four columns represent the X and Y coordinates of the endpoints of the segment. The next column is the segment identifier. For example, on the first line, level 7 indicates a VIA and it is located from coordinates 0,8 to 0,8, which is a connection of POOL to the plus supply.

When a design is displayed using the STAR-PRINT program, the output will resemble Figure 2.9a, except net numbers will also be included, and the power buses will be represented by dashes (---). Nets are connections to other cells and usually occupy the global channels. The net identifiers all begin with an N, such as N010.

4. Creating a New STAR Cell. If the need arises for a cell which is not contained in the Standard Cell Library, the user can easily create it and add it to the library.

After the logic function of the new cell has been determined, the circuit schematic should be drawn like the schematics on the data sheets and the example shown in Figure 2.10. If an existing cell is similar to the new cell, it can be used as the format for the layout of the new cell or modified to form the new cell.




Figure 2.10. Example Circuit Schematic

Using the grid coordinates discussed in the preceding sections, the layout of the cell should next be developed, as illustrated in Figure 2.7. VIAS should be clearly marked so as not to be mistaken as crossovers. The levels of interconnection should also be represented differently (such as crosshatching).

Each of the line segments should be identified as discussed the preceding section and shown in Figure 2.11. It should be made certain that the cell reference point and POOL are clearly identified.




Figure 2.11. Example Cell Layout

A tabular listing of the line segments should now be compiled, including the X and Y starting and stopping coordinates as partially shown below.

NO.	LEVEL NO.	X1	Y1	X2	Y2	SEGMENT IDENTIFIER
1	7	0	0.0	0	0.0	C112
2	6	0	0.0	0	2.0	C112
3	6	0	6.0	0	8.0	PO01
4	7	0	8.0	0	8.0	PO01
:	:	:	:	:	:	:

Creating this listing requires knowing the line segment's level and its X and Y coordinates. By comparing Figure 2.8 with Figure 2.9, the format for representing the line segment by coordinates should become clear. Only four letters are allowed for the segment identifiers.

When it has been made certain that the list includes each line segment of the design, the cell is ready to be entered into the Standard Cell Library. A computer program has been created to facilitate the addition of new cells, or the modification and display of existing cells. The program is named STARCEL2 and is implemented in the XEROX BASIC programming language, which is explained in more detail later.

To execute this program, the user must first enter the BASIC subsystem. After gaining access to a time-sharing terminal, the user must log-on the SIGMA computer. When the computer returns a prompt (!), indicating that it is ready for an executive-level command, the user types the word BASIC (followed by a carriage return) as shown below.

```
!BASIC
VER.D03
>
```

BASIC then responds with the version and a > to indicate that it is ready to accept input from the user terminal. The user should then type the following commands.

```
>LOAD STARCEL2
>WID 132
>SET $=132
>RUN
```

BASIC will respond with a message similar to the one below.

```
10:17 MAY 18 STARCEL2 ...
HAVE YOU SET $=132 AND WID 132
CELL-IN CELL-OUT L LA LD D QUAD LABEL
?
```

The last line of text are the options available to the user of the program, which are defined below.

CELL-IN	INPUT EXISTING STAR CELL XXXX
CELL-OUT	OUTPUT NEW OR EXISTING STAR CELL XXXX
L	PROVIDE LISTING OF LINE SEGMENT DATA
LA	ADD LINE XX AND DATA
LD	DELETE LINE XX
D	PROVIDE SYMBOLIC DISPLAY OF STAR CELL
QUAD	INCLUDE QUADRANT X IN DISPLAY
LABEL	DELETE PIN NUMBERS FROM QUADRANT X

The cells are displayed as shown in Figure 2.9 and because some cells are wider than 80 columns, each half is again halved, creating quadrants (0-3).

Therefore, to create a new cell or modify an existing one, the user must first input an existing STAR cell. An example is shown below. The lines in italics are printed by the computer.

```

?CELL-IN 1120
? (carriage return twice)
?QUAD 0
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? (carriage return)
? QUAD 1
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? (carriage return)
CELL-IN CELL-OUT L LA LD D QUAD LABEL
? LABEL 1
CELL-IN CELL-OUT L LA LD D QUAD LABEL

```

The above commands input STAR cell 1120 and quadrants 0 and 1 are all that are needed to display it. The command LABEL 1 removes the pin numbers from quadrant 1.

The user can now display the cell as shown in Figure 2.9 or produce a listing of the line segment data similar to Figure 2.8. A display is produced in the following manner.

```

?D
? (carriage return)

```

The following command will produce a listing of the line segment data.

```

?L
? (carriage return)

```

This listing can be modified as necessary to create the new cell by using the LA and LD commands. To delete an existing line, all that is needed is LD and the line number. For example, ?LD 3 will delete line 3. The following example illustrates how to add a line of data.

```
?LA 3 6 0 6.0 0 8.0 POOL
```

After all necessary line segments have been modified or added, the new cell is ready to be output. The following command will output the new cell and display both halves.

```
?CELL-OUT XXXX
```

The new cell is now part of the Standard Cell Library, and the user can exit BASIC or create another new cell.

To exit from BASIC, the user should depress the BREAK or ESC key four times and wait for the executive level prompt (!).

At this point, another processor may be invoked that operates under the Batch Time-Sharing Monitor (BTM) or Control Program - Five (CP-V) control, or the user may vacate the terminal by typing

```
?BYE (or OFF under CP-V) [2]
```

5. Design Considerations<sup>1</sup>. When determining the STAR logic cells that will be included in the design, three basic items must be considered:

---

<sup>1</sup>The following material is based on information found in NASA Technical Memorandum 78126 "CMOS Bulk Metal Design Handbook".


1. Method of cell implementation; either functional logic or transmission gate logic. The guidelines are given in Section 5.c.

2. On-chip and off-chip loading requirements versus the drive capability of each cell.

3. Unused (floating) inputs are "tied off" correctly.

Before the proposed design is submitted for an initial computer placement run, critical signal paths should be found and examined. The delay characteristics as specified on the data sheet of each cell are used to locate and evaluate possible race conditions. An example illustrating the use of these characteristics is presented in Figure 2.12 and discussed in the following section.

- a. Delay Characteristics. After selecting the standard cells required to implement the desired logic, analyses can be made of the critical path delays, race conditions, and loading conditions. This begins by calculating the total capacitance associated with each node of the signal path. The total capacitance is defined as the sum of the input capacitance of all gates connected to this node and the metalization capacitance loading associated with the intercell wiring connections. The input capacitance for each cell may be obtained directly from the data sheets contained in the Appendix. However, the interconnection capacitance can only be determined after the routing is completed. In order to develop a first order estimate of propagation delays to establish feasibility of a logic design, one can assume an interconnection capacitance which is proportional to the fan-out. Doubling the total input capacitance is suggested to cover the interconnection capacitance. If the cell is driving an off-chip load, then this load must also be included. The example in Figure 2.12 aids in illustrating this procedure.



(a) LOAD AT NODE B:	<u>ABS. (pF)</u>	<u>NORM.</u>
INPUT OF CELL NO. 1720 (PIN 2)	0.56	1.00
INPUT OF CELL NO. 1220 (PIN 3)	0.56	1.00
INTERCONNECT CAP. (2 x INPUT CAP.)	1.12	2.00
ASSUMED OFF-CHIP LOAD	<u>3.50</u>	<u>6.25</u>
TOTAL	5.74	10.25

(b) LOAD AT NODE C:	<u>ABS. (pF)</u>	<u>NORM.</u>
INPUT OF CELL NO. 1730 (PIN 4)	0.56	1.00
INPUT OF CELL NO. 1330 (PIN 2)*	2.42	4.32
INTERCONNECT CAPACITANCE	<u>5.96</u>	<u>10.64</u>
TOTAL	8.94	15.96

\*IF DRIVING A STANDARD LOAD

(c)




Figure 2.12. Example Illustrating Delay Calculations



By referring to the data sheet for the buffer inverter cell (1310), assuming a five volt supply, and using the normalized load of 10.25, the calculations shown in Figure 2.13 were arrived at. The propagation (stage) delay (node A to node B) was estimated to be 24 ns. Similarly, by referring to the data sheet for the two-input OR gate (1720), and using the normalized load of 15.96 with a five volt supply, the calculations in Figure 2.14 were obtained. Therefore, the propagation delay (node B to node C) was estimated to be 92 ns.

The overall delay from node A to node C is then the sum of these two delays, or 116 ns.

b. Off-Chip Loading. An illustration of the off-chip capacitance is shown in the following tabulation for a system using ceramic dual-in-line packages.

<u>TYPE of Off-Chip Load</u>	<u>Value</u>
Each ceramic in-line package (24)	3.5 pF
Each ceramic in-line package (40 pin)	5.5 pF
Each socket terminal	1.0 pF
All interchip (point to point with no ground plane wiring)	0.7 to 1.7 pf/in.
Each input/output board pin <sup>2</sup>	3.0 pF
Each input/output board pin socket	5.0 pF

---

<sup>2</sup>This measurement pertains to an 80 pin, 0.0625 in. thick commercially available board.

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 2.13. Delays for 1310 with  $V_{DD} = 5$ .




Figure 2.14. Delays for 1720 with  $V_{DD} = 5$ .

From the preceding values it is seen that in addition to interchip wiring capacitance and on-chip loading capacitance, an additional 5.5 pF (or 3.5 pF) must be included each time the signal goes on or off a chip.

a. Transmission Gates and Functional Logic. The CMOS Standard Cell Library is implemented with circuits designed using either a functional logic (FL) and/or a transmission gate (TG) relay logic approach. Each method has its unique characteristics and advantages, some of which are as follows:

1. Standard Cells Implemented with Functional Logic

- a) The outputs of functional logic cells may not be tied together (the wired OR).
- b) Each circuit provides, virtually, electrical isolation between output and input nodes - a noise immunity approximately equal to 20 to 40 percent of the supply voltage - varies with logic function and fan-in.
- c) Each circuit amplifies the input waveform and may therefore be used to reshape the signal waveform.
- d) The inherent nature of functional C-MOS logic is to provide one signal inversion for each stage of circuitry. Therefore, when a cell implemented with functional logic supplies the AND function, it must contain at least two levels of circuitry; the invert or NAND function requires one level of circuitry.

## 2. Standard Cells Implemented with Transmission Gate Logic

- a) The outputs of transmission gate cells may be tied together provided that no two transmission devices with outputs connected are placed in the conducting state at the same time.
- b) Transmission gate logic does not provide signal amplification. Therefore, when cascading several such devices, a functional logic circuit may be placed between them. This suggestion is based primarily on the need to maintain sharp waveforms and fast stage delays. It is not necessary or required to ensure proper operating levels.
- c) In contrast to functional logic, transmission gate logic provides noninversion functions.

d. Drive Capability The Standard Cell Library can be divided into four groups of circuits, with members of each group having essentially the same dynamic and/or static drive capability. This means that cells in the same group will have approximately the same output rise or fall times for the same load.

- . Group I cells are characterized by those circuits implemented with transmission gate logic. Cells in this group have no drive capability of their own. Each cell may be considered to be a relay circuit that has a finite conducting resistance and an infinite "off" resistance.

- . Group II cells are characterized by output circuitry implemented with standard size nonbuffered transistors. This group comprises the bulk of the standard cell family. Generally these cells should be used when their total output load is less than 8 pF. Otherwise they should be followed with a buffering circuit.
- . Group III cells feature output transistors roughly three times as large (powerful) as those of Group II. These cells should be used when their total output load is less than 25 pF but greater than 8 pF.
- . Group IV presently contains only one cell. This cell serves as a buffer for all loads greater than 25 pF.

As a guide to the user, each cell's drive capability is given in the cell descriptions, and listed in Table 2.1. I indicates that the cell is in Group I, II indicates that the cell is in Group II, III indicates that the cell is in Group III, and IV indicates that the cell is in Group IV.

e. FLIP-FLOPS The flip-flops which consist of two levels of logic require two clock transitions to transfer the data from input to output. The minimum values given for the pulse widths are for a ten volt supply and a single load. If more loading is required or a lower voltage supply is used, the pulse width should be longer. This can be determined from the data sheets.

TABLE 2.1. STAR Metal-Gate CMOS Standard  
Cell Library Listing

CELL NO.	CELL FUNCTION	CELL WIDTH		IMPLEMENTATION	DRIVE GROUP
		(GRIDS)	(MILS)		
1120	2-INPUT NOR GATE	3	2.4	FL	II
1130	3-INPUT NOR GATE	4	3.2	FL	II
1140	4-INPUT NOR GATE	5	4.0	FL	II
1220	2-INPUT NAND GATE	3	2.4	FL	II
1230	3-INPUT NAND GATE	4	3.2	FL	II
1240	4-INPUT NAND GATE	5	4.0	FL	II
1300	INVERTING BUFFER	2	1.6	FL	III
1310	SINGLE BUFFER INVERTER	2	1.6	FL	III
1330	2-INPUT TRANSMISSION GATE	5	4.0	TG	I
1360	TRIPLE BUFFER INVERTER	6	4.8	FL	IV
1520	DOUBLE BUFFER INVERTER	4	3.2	FL	III
1620	2-INPUT AND GATE	4	3.2	FL	III
1630	3-INPUT AND GATE	5	4.0	FL	III
1640	4-INPUT AND GATE	6	4.8	FL	III
1720	2-INPUT OR GATE	4	3.2	FL	III
1730	3-INPUT OR GATE	5	4.0	FL	III
1740	3-INPUT OR GATE	6	4.8	FL	III
1820	D TYPE MASTER/SLAVE FLIP-FLOP	14	11.2	FL	II
1830	D-TYPE FLIP-FLOP	8	6.4	FL	II

(CONTINUED)

ORIGINAL PAGE IS  
OF POOR QUALITY

TABLE 2.1. STAR Metal-Gate CMOS Standard  
Cell Library Listing (Continued)

CELL NO.	CELL FUNCTION	CELL WIDTH		IMPLEMENTATION	DRIVE GROUP
		(GRIDS)	(MILS)		
1900	PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP- FLOP	12	9.6	FL	II
1910	PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET	13	10.4	FL	II
1920	D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET	15	12.0	FL	II
2310	EXCLUSIVE-OR	5	4.0	FL	II
9100	SIDE INPUT PAD	10	8.0	N/A	N/A
9110	LEFT OUTPUT PAD	10	8.0	N/A	N/A
9120	RIGHT OUTPUT PAD	10	8.0	N/A	N/A
9200	TOP/BOTTOM INPUT PAD	10	8.0	N/A	N/A
9210	TOP/BOTTOM OUTPUT PAD	10	8.0	N/A	N/A

7. Floating Inputs. All inputs should be connected either to the output of another gate or to one of the low impedance signal levels. A floating input can result in improperly functioning gates.

6. STAR Logic Cells. This section describes each of the standard cells in the present Standard Cell Library. More inclusive data sheets that describe the function, node capacitance, and performance of each cell are included in the Appendix. The current CMOS standard cells are listed in Table 2.1, and the cell descriptions follow. The table gives the cell number, the cell function, its width in grids and mils, and the logic used to implement the cell.

a. TWO-, THREE-, AND FOUR-INPUT NOR's (1120, 1130, and 1140).

Two-, three-, and four-input NOR's (1120, 1130, and 1140) are group II functional circuits that provide the logical NOR operation. The four-input NOR cell has the largest device delay in this group. It may therefore be advisable to buffer the output of this cell before the total output node capacitance reaches 8 pF.

b. TWO, THREE-, AND FOUR-INPUT NAND's (1220, 1230, and 1240).

Two-, three-, and four-input NAND's (1220, 1230, and 1240) are Group II functional circuits that provide the logical NAND operation. The four-input NAND cell has the largest device delay in this group. It may be advisable to buffer the output of the cell before the total output node capacitance reaches 8 pF.



c. SINGLE INVERTING BUFFER (1300).

Single inverting buffer (1300) is a Group II cell that provides the logical signal inversion with a single level of circuits. It is recommended for use with loads of less than 8 pF.

d. BUFFER INVERTER (1310).

Buffer inverter (1310) is a Group III functional circuit that provides the logical signal inversion and should be used where buffering is required (for loads greater than 8 pF). Cells 1310 and 1520 are interchangeable and logically identical.

e. SINGLE CLOCK, DUAL TRANSMISSION GATE - MULTIPLEXER (1330).

This cell furnishes the designer with a 2 to 1 electronic relay switch. It is mechanized with transmission gate devices and therefore is a Group I circuit. When the control signal C is low (or 0), the relay path B-X is conducting. When the control signal C is high (or 1), the relay path A-X is conducting. Hence, a high control signal connects the "dotted" input terminal to the output. Because the output node X is always connected to one and only one input node, the output is always defined. Therefore it is generally not possible to tie the output of this cell to the output of another cell. Although the cell functions as a nonlinear resistor, when conducting the effective "on" resistance may be accurately represented by a fixed 1 to 2 k $\Omega$  resistor.

f. TRIPLE BUFFER INVERTER (1360).

Triple buffer inverter is a Group IV functional circuit that provides the logical signal inversion and should be used in those cases where a large amount of buffering is required (for loads much

greater than 25 pF). Cell 1360 is the largest buffering circuit presently in the library.

g. DOUBLE BUFFER INVERTER (1520).

This cell is also a group IV functional circuit that provides the logical signal inversion, but it should be used in buffering intermediate loads that do not greatly exceed 25 pF.

h. TWO-, THREE-, AND FOUR-INPUT AND's (1620, 1630, and 1640).

These provide, with two stages of functional circuitry, the logical AND operation. Each cell is a member of drive capability Group III and should therefore be used for loads less than 25 pF. Cells 1620, 1630, and 1640 are topologically interchangeable with cells 1220, 1230, and 1240. This permits the interchange of NAND and AND functions at later stages in the array design.

i. TWO-, THREE-, AND FOUR-INPUT OR's (1720, 1730, and 1740).

These provide, with two stages of functional circuitry, the logical OR operation. Each cell is a member of drive capability Group III and should therefore be used for loads less than 25 pF. Cells 1720, 1730, and 1740 are topologically interchangeable with cells 1120, 1130, and 1140. This permits the interchange of NOR and OR functions at later stages in the array design.

j. D-TYPE MASTER/SLAVE FLIP-FLOP (1820).

This cell uses functional circuitry to provide two levels of logic in a master/slave configuration. When control signal C makes a transition from low to high, the logical inversion of the data on the D input line is transferred to the output of the master portion. At this time, the output (or slave) portion is isolated

from the input (or master) portion by means of the AND gate whose output is held low by the inversion of the control signal.

When control signal C goes from high to low (1 to 0), the complement of the data stored in the master will then be transferred to the output of the slave. The slave portion will then hold the data at the output until the next high to low transition of the control signal C.

In summary, the information on input line D may be loaded into the master when the signal on control line C goes high. The information stored in the master is transferred to the slave, and hence the output, by bringing the control line low. Therefore, on one cycle of the control signal (or clock), the data placed on the D input can be transferred to the output of the flip-flop while undergoing two logical inversions.

The minimum recommended positive-going clock pulse width to load the master is 75 ns. The minimum negative clock width is specified to be 50 ns. It is also recommended that the data line be held constant for at least 50 ns prior to and succeeding all clock transitions.

k. D-TYPE FLIP-FLOP (1830).

This cell has been implemented with functional logic and provides an AND-OR type configuration. While control line C is high, the output of the cell remains the same, regardless of the input placed on data line D. However, with the control line low, the output of the cell will follow the input.

1. PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP-FLOP (1900).

This cell has been implemented with functional circuitry and is identical to cell 1820 except the  $\bar{C}$  control signal terminal on the slave portion of the flip-flop is accessible, and is not necessarily the inversion of the control signal C. This allows the slave section of the flip-flop, and hence the output, to be set to a high state, independent of the master by holding both control lines low. If the control signal  $\bar{C}$  to the slave is the logical inversion of the control signal C to the master portion, the flip-flop will function as a regular D-type master/slave flip-flop (1820).

When control signal C goes from low to high (and  $\bar{C}$  goes from high to low), the logical inversion of the data on the D input line is transferred to the output of the master portion. On the following high to low transition of C (and low to high transition of  $\bar{C}$ ), the complement of the data stored in the master will be transferred to the output of the slave portion, which will then hold the data until the next high to low transition of the control signal C (and low to high transition of  $\bar{C}$ ).

Therefore, the information on input line D may be loaded into the master when C goes high (and  $\bar{C}$  goes low). This information may then be transferred to the slave, and hence to the output, by bringing C low (and  $\bar{C}$  high). So if the control signals are synchronized, one cycle of the control signals will transfer the data from the D input to the output of the flip-flop.

The minimum recommended positive-going clock pulse width required to load the master flip-flop is 75 ns. The minimum negative

clock width for transferring to the output is 50 ns. The data line should be held constant for at least 50 ns prior to and succeeding all clock transitions.

m. PROGRAMMABLE D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET (1910).

This cell is identical to cell 1920 except that control line  $\bar{C}$  on the slave flip-flop is accessible. This allows the output of the 1910 to be set to a 1 on a single clock pulse by holding both control lines low. However, if the logical inversion of control line C is connected to  $\bar{C}$ , the 1910 will function as a 1920.

This cell uses functional logic to provide two levels of logic in a master/slave configuration. The master portion has a two-input NOR in the feedback path which, when a 1 is placed on its R input, resets the output of the 1910 to 0. If the reset line is held low, the flip-flop functions as a regular D flip-flop.

When control signal C makes a low to high transition, (and control signal  $\bar{C}$  makes a high to low transition), and the reset line is low, the complement of the data on the D input line is transferred to the output of the master portion. When C next goes low ( $\bar{C}$  goes high and reset is low) the logical inversion of that signal is then transferred to output of the slave, and hence the output of the flip-flop. The slave will then hold the data until the next high to low transition of control signal C (while  $\bar{C}$  goes from low to high).

To briefly summarize, assuming the reset line is low and C and  $\bar{C}$  are complement signals, a low to high transition of C loads the master and then when C goes low, the data is transferred to the output of the flip-flop. The output can be set to 0 by holding C low and the reset line R high. The output can be set to a 1 by bringing both control lines low.

It is recommended that the minimum positive-going clock pulse width required to load the master be 75ns. The negative-going clock pulse to transfer the data to the output should be at least 75 ns wide. The data line should be held constant for at least 50 ns prior to and succeeding all clock transitions. The reset line should be held high for at least 50 ns to ensure reset.

n. D-TYPE MASTER/SLAVE FLIP-FLOP WITH RESET (1920).

This cell has been implemented with functional logic and is identical to cell 1820 except that the inverter in the feedback path of the master portion has been changed to a NOR circuit with one input used as a reset line. When C is low and R is high the output of the flip-flop resets to 0. While the reset line is held low the flip-flop functions normally.

When control signal C goes from low to high and R is held low, the data at input D is inverted and transferred to the output of the master. On the next high to low transition of C that data is again inverted and transferred to the output of the slave portion. The data is held there until the next high to low-transition of C.

Therefore in summary, a low to high transition of control signal C loads the master portion of the flip-flop and that data is transferred to the output of the slave on the following high to low transition of C. The output of the slave can be reset to 0 by holding C low and the reset line R high.

It is recommended that the minimum positive-going clock pulse width to ensure loading of the master be 75 ns. The negative-going clock width to transfer the data to the output should be about

50 ns before and after all clock transitions. To ensure reset, the reset line should be held high for at least 30 ns.

o. EXCLUSIVE-OR (2310).

This cell generates the required logical operation by utilizing a unique interconnection of four transistors. Although the cell is essentially a transmission gate arrangement, it is a group III cell because of its buffered output. It is recommended however that cell 2310 be further buffered, with a cell from group IV, when the output load exceeds 15 pF. Analysis has revealed an unequal propagation delay for the two inputs of the cell with input B providing the smaller propagation delay.<sup>[3]</sup>

p. 9000 SERIES CELLS.

The remaining standard cells are referred to as 9000 series cells and are used for inputting and outputting electrical signals and power.

- A. 9100 - side input pad with a 1.1 K $\Omega$  series resistor and input diodes for protection
- B. 9110 - Left output pad
- C. 9120 - Right output pad
- D. 9200 - Top/Bottom input pad with a 1.1 K $\Omega$  series resistor and input diodes for protection
- E. 9210 - Top/Bottom output pad

## C. STAR SOFTWARE USER'S GUIDE

This section gives an explanation of the STAR design system software and how to use it on the XDS SIGMA/5 Computer system located at NASA, Marshall Space Flight Center, Huntsville, Alabama. Included are sections on file management for the STAR-system, how to create the STAR input file, and explanations of each of the STAR programs and how to execute them. Using this chapter, the user can transform a logic diagram into data which generates masks necessary for integrated circuit fabrication.

These guidelines assume that the user has

1. access to the SIGMA system via a local demand terminal or a compatible remote terminal over a telephone line,
2. an authorized account and file space,
3. a minimal knowledge of the SIGMA system and/or the appropriate manuals, although some basic instructions will be given.

Although the commands used in these guidelines are for the SIGMA system (128K, 32 bit words), they are sufficiently explained so that, if the software is installed on another system, similar commands can be used. A list of the necessary commands and their descriptions is given in Table 2.2. The part of the command in brackets is optional.

Disc files have been established in certain accounts to facilitate the use of the STAR software on the SIGMA system. These files contain



<u>SYSTEM COMMANDS</u>	<u>EXPLANATION</u>
BATCH <u>filename</u>	Enters specified file in the batch job stream.
B[UILD] <u>filename</u>	Calls EDIT and names a file to be created
BYE	Disconnects terminal from system
C[OPY] <u>filename</u>	Displays contents of <u>filename</u>
C[OPY] <u>file1</u> OVER <u>file2</u>	Copies contents of <u>file1</u> over <u>file2</u>
C[OPY] <u>file1</u> INTO <u>file2</u>	Merges contents of <u>file1</u> into <u>file2</u>
CANCEL <u>jid</u>	Cancels previously submitted batch job
DELETE <u>filename</u>	Deletes named file from system
DI[SPLAY]	Displays current values of various system parameters
E[DIT] <u>filename</u>	Calls EDIT processor and names a file to be edited
JOB <u>jid</u>	Displays status of specified batch jobs
L	Alphabetically lists all files in account
L <u>filename</u>	Lists attributes of specified file
XEQ <u>filename</u>	Executes commands in file
<u>EDIT COMMANDS</u>	<u>EXPLANATION</u>
END	Terminates execution of EDIT and returns control to system level
IN	Inserts new line into file
TY	Displays contents of file

TABLE 2.2. Some SIGMA Commands

the job control language and the required input data for the programs, and can be copied into the user's account, modified as necessary, and then executed. The use of these files will be explained in the next section.

An overall system software flowchart is shown in Figure 2.15. The software is written in FORTRAN and BASIC and was developed using the SIGMA machine.

1. File Management. This section explains how the files necessary to execute the STAR system are established, and how, after they are created, to manage them. If more information of the SIGMA system is needed, the reader is referred to the XEROX Time-Sharing Reference Manual and the XEROX Time-Sharing User's Guide.<sup>[4,5]</sup>

After logging on into a new or existing account, the user is ready to create the files needed to execute the STAR design system. These files can be created by the user, or a file (MOVE.TROTTER) can be executed which will create all necessary files. To use this file the user should first type

```
!C MOVE.TROTTER3 .
```

This will copy the file into the user's account. When a prompt (!) is returned, this file can then be executed by typing

```
!XEQ MOVE .
```

---

<sup>3</sup>The ! symbol is the prompt given by the Sigma system and does not have to be typed by the user. A carriage return is implied after each command.




Figure 2.15. STAR Design System Flowchart and Software Components

When the computer responds with \*\*\* XEQ TERMINATED \*\*\*, all of the files necessary to use the STAR programs have been created in the user's account. Therefore those files do not have to be created by the user.

The user is advised to be aware of available file space in order to prevent premature termination of programs by a lack of file space. At the present time, each user is allotted 3064 granules of file space. At any time, to determine the amount of file space (in granules) available type

!DI .

A shortage of file space should not occur unless the user saves the output of the STAR programs, because ordinarily each new execution of a STAR program overwrites its old output. Therefore if the output of a program is desired to be saved the user should type

!C oldfile TO newfile .

However, the user should be reminded that these files should be deleted when no longer needed to free file space.

2. Creating STAR Input File. This section deals mainly with the creation of a new input file and only briefly explains the relevant terms. The circuit description terms and the STAR-PLACE control data contained in the files are explained in more detail in the STAR-PLACE section under Input Data Format.

a. Creating Input File From Logic Diagram. Starting with a logic diagram composed of logic cells found in the logic cell library, the user should number each of the logic gates, including input and output pads. Interconnections between logic gates, called nets, should also be numbered. A list of the presently available cells and their functions is shown in Table 2.1. If new cells are required, they must be added to the library, as shown previously.

Next, the user must prepare a gate to logic cell assignment list, which corresponds the number of the gate on the logic diagram to the STAR logic cell number from the cell library. The user also prepares a connectivity or net list that consists of the net numbers (from the logic diagram) and the gate numbers and pin numbers of the gates which a net connects. The pin numbers are obtained from the Standard Cell data sheets in the Appendix. An example logic cell diagram is shown in Figure 2.16 with each cell, pin, and net numbered.

The importance of having a correctly labeled logic diagram and net list cannot be over-emphasized, as the majority of mistakes occur in this phase. The user should double-check the results before proceeding.

It should be noted that, because of limited storage available, certain limits are placed on the input circuits. A maximum of 999 cells, 500 nets, and 98 pads are allowed. Also, gate numbers greater than 999 are not allowed. The STAR selected for use cannot exceed 30 cell rows by 100 columns.

b. Using Example Input File. The STAR input file is now ready to be constructed. An example input file for circuit EXAMPLE has been

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 2.16. Example Logic Diagram

ORIGINAL PAGE IS  
OF POOR QUALITY

C  
NAME, EXAMPLE  
C  
FIND, 50  
C  
IMPROVE, 5  
C  
NEIGHBORHOOD, 1,5  
C  
STAR SIZE, 8 24  
C  
GATES TO PATTERNS  
1 1910 2 1910 3 1910 4 1310 5 1620 6 920G 7 9200 8 9200 9 9210  
10 9210  
C  
NETS  
10 6 2 1 2 2 2 3 2  
20 5 4 4 2 1 4  
30 4 3 1 3  
40 7 2 5 2  
50 8 2 5 3  
60 1 5 2 4  
70 1 6 2 3  
80 2 5 3 4  
90 2 6 3 3  
100 3 5 9 2  
110 3 6 10 2

Figure 2.17. Example Input File

created, as shown in Figure 2.17. This file can be modified for the user's own, or used merely for reference.

Circuit 'EXAMPLE' has 11 nets: net 10 connects pin 2 of cells 1, 2, 3, and 6, net 20 connects pin 4 of cells 1 and 5 and pin 2 of cell 4, net 30 connects pin 3 of cells 1 and 4, net 40 connects pin 2 of cells 5 and 7, net 50 connects pin 3 of cell 5 to pin 2 of cell 8, net 60 connects pin 5 of cell 1 to pin 4 of cell 2, net 70 connects pin 6 of cell 1 to pin 3 of cell 2, net 80 connects pin 5 of cell 2 to pin 4 of cell 3, net 90 connects pin 6 of cell 2 to pin 3 of cell 3, net 100 connects pin 5 of cell 3 to pin 2 of cell 9, and net 110 connects pin 6 of cell 3 to pin 2 of cell 10. Cells 1-3 are type 1910, cell 4 is a type 1310, cell 5 is a type 1620, cells 6-8 are type 9200 (input pads), and cells 9 and 10 are type 9210 (output pads). The STAR to be used consists of 8 rows and 24 columns. Fifty folding solutions are to be formed and the best 5 improved. The row and cell neighborhood sizes are 1 and 5, respectively.

To modify the example input file type

```
!EDIT EXAMPLE .
```

This will call the Edit processor and the computer will respond with the words EDIT HERE and the editor prompt (\*). Now type

```
*TY
```

which will cause the file to be displayed (including line numbers called keys). If the user desires to view only certain lines the format is

```
*TY start-end .
```



To modify lines in the file type

`*IN key`

where key is a new or existing line number. The editor will echo that number on the next line and await input. The user should now insert the desired contents of that line.

In this way, new lines can be created and existing lines can be changed. The editor will automatically try to insert a succeeding line if one does not already exist, and then only each new string need be entered until finished. Another carriage return will get the user out of the input mode. By using the TY command, the input file can be checked for errors. To exit the editor, type

`*END` .

If the user would rather create the input file from scratch, it can be done by typing

`!BUILD filename` .

The computer will respond with 1.000 and is ready for the first line to be inserted. When a return is hit the computer responds with 2.000 and so on until a return is hit without a line of text being entered.

If a typing mistake was made or the user wishes to change a line, the EDIT processor must be used as shown before. A more detailed description of the EDITOR can be found in the XEROX Time-Sharing User's Guide.

The user should now copy this file to the input file for the placement program by typing

`!C EXAMPLE OVER PLACEIN` .

The STAR placement program is now ready to be executed, but first some guidelines for running programs on the SIGMA system will be given:

C. Program Execution. Some of the STAR programs can be executed in the Demand mode from the terminal as well as the Batch mode. If the Demand mode is used, the user must stay online until program execution is terminated, thus tying up computer resources. Therefore, unless speed is of the essence, the Batch mode should be used whenever possible. To submit a job via the Batch mode type

!BATCH filename .

The STAR programs which are executable from the Batch mode begin with "J:", such as J:PLACE.

The system will respond by assigning the job a job identification (jid) and sending one of the following messages to the terminal:

ID = jid SUBMITTED time-date

WAITING: n to RUN

or

ID = jid SUBMITTED time-date

RUNNING .

The user may check the status of the job by using the JOB command or may cancel the job using the CANCEL command. The format of the JOB command is

!JOB jid .

The system will respond that the job is either completed, running, still waiting to be run, or waiting to be printed out. If the job is completed or waiting to be output, the user can view the output file

(using the Copy command) or run the next program.

If it is desired that execution of the program be prematurely terminated for some reason, the following command can be used.

`!CANCEL jid`

The user should record the id of each job as it is submitted, so that the wrong job will not be canceled, and the job's status can be checked.

## D. STAR DESIGN SYSTEM SOFTWARE

This section describes the STAR design system software and how to execute it on the SIGMA computer system. The STAR design system consists of five computer programs which enable a user to go from a logic diagram to the mask data necessary for integrated circuit fabrication. The system includes a STAR-PLACE automatic placement program, a STAR-COMPIL compiling program, a STAR-ROUTE automatic routing program, a STAR-PRINT display program, and the ARTWORK-MANART artwork generating software. A flowchart which identifies the input and output files, diagnostic files, and load modules of the STAR system is shown in Figure 2.18.

a. STAR-PLACE. The STAR-PLACE program is designed to provide two-dimensional placements of digital logic circuits on the Standard Transistor Array (STAR).

The program is written in the FORTRAN-IV programming language, and with the exception of the use of Implied-DO constructs in I/O statements, it is ANSI standard. This, minimal modification of the source language should allow use of the program with most FORTRAN-IV compilers.

The flowchart illustrates the STAR program logic, starting with an 'EXAMPLE' input leading to 'PLACEIN'. A 'COPY OVER' loop connects 'PLACEIN' back to 'EXAMPLE'. The process then moves to 'STAR-PLACE', which receives input from 'DISC FILES' (specifically 'STARHDLID' and 'STARHABLOC') and produces output files 'LPOUT', 'PDO', and 'PLL'. This is followed by 'PLACEOUT' and 'INBUF', with another 'COPY OVER' loop connecting 'INBUF' back to 'PLACEOUT'. The next step is 'STAR-COMPILE', which takes 'BIAS1', 'BIAS2', and 'BIAS3' as input (via 'COPY INTO') and produces 'LTC' and 'CDO'. This leads to 'STARANK', which then feeds into 'STAR-ROUTE'. 'STAR-ROUTE' receives 'DICIN1', 'DICIN2', and 'DICIN3' (via 'COPY OVER') and produces 'RLP', 'RDO', 'RLL', and 'RLO'. A decision diamond 'DECIDE OUTPUT TYPE' follows, leading to 'CHECK RLP'. If 'CHECK RLP' is true, it goes to 'STARANKRT'; if false, it goes to 'FILED'. Both paths lead to 'S:IN', with 'COPY OVER' loops connecting 'STARANKRT' and 'FILED' back to 'S:IN'. 'S:IN' then feeds into 'STAR-PRINT', which takes 'STARPAR1', 'STARPAR2', and 'STARPAR3' (via 'COPY OVER') and produces 'LPSD' and 'SUDO'. The final output is 'STAROUT'.

```

graph TD
    EXAMPLE{{EXAMPLE}} -- COPY OVER --> PLACEIN[/PLACEIN/]
    PLACEIN --> STARPLACE[STAR-PLACE  
J: PLACE  
OF  
T: PLACE  
LMP1,  
LMP2]
    DISC_FILES[DISC FILES  
STARHDLID  
STARHABLOC] --> STARPLACE
    STARPLACE --> LPOUT[/LPOUT/]
    STARPLACE --> PDO[/PDO/]
    STARPLACE --> PLL[/PLL/]
    STARPLACE --> PLACEOUT[/PLACEOUT/]
    PLACEOUT -- COPY OVER --> INBUF[/INBUF/]
    INBUF --> STAR_COMPILE[STAR-COMPILE  
J: COMP  
OF  
T: COMP]
    BIAS_FILES[BIAS1  
BIAS2  
BIAS3] -- COPY INTO --> STAR_COMPILE
    STAR_COMPILE --> LTC[/LTC/]
    STAR_COMPILE --> CDO[/CDO/]
    STAR_COMPILE --> STARANK[/STARANK/]
    STARANK --> STAR_ROUTE[STAR-ROUTE  
J: ROUTE]
    DICIN_FILES[DICIN1  
DICIN2  
DICIN3] -- COPY OVER --> STAR_ROUTE
    STAR_ROUTE --> RLP[/RLP/]
    STAR_ROUTE --> RDO[/RDO/]
    STAR_ROUTE --> RLL[/RLL/]
    STAR_ROUTE --> RLO[/RLO/]
    STAR_ROUTE --> DECIDE{DECIDE  
OUTPUT  
TYPE}
    DECIDE --> CHECK_RLP{CHECK  
RLP}
    CHECK_RLP --> STARANKRT[/STARANKRT/]
    CHECK_RLP --> FILED[/FILED/]
    STARANKRT -- COPY OVER --> SIN[/S:IN/]
    FILED -- COPY OVER --> SIN
    SIN --> STAR_PRINT[STAR-PRINT  
J: PRINT  
OF  
T: PRINT]
    STARPAR_FILES[STARPAR1  
STARPAR2  
STARPAR3  
:] -- COPY OVER --> STAR_PRINT
    STAR_PRINT --> LPSD[/LPSD/]
    STAR_PRINT --> SUDO[/SUDO/]
    STAR_PRINT --> STAROUT[/STAROUT/]
  
```

54

Input to the program consists of a description of circuit cells and interconnections as explained in the preceding section, and is called PLACEIN.

The following material on the placement program was largely taken from NASA Contractor Report 161291 "Standard Transistor Array, CAPSTAR User's Guide".<sup>[6]</sup>

(Input Data Format) The input file consists of a series of 80-character records, of which only the first 72 are significant. Positions 73-80 can be used for record numbering or other user information. Each record consists of format-free numeric or character items. The end of a numeric item is sensed whenever a blank, comma, or the end of the record is seen. The end of a character item is indicated by a comma or record end. A record can be continued by leaving the first four positions of the next record blank. A record may be continued any number of times.

The input file may consist of STAR-PLACE control records, circuit definition records, and passed records. The control records either specify settings for STAR-PLACE variables or act as headers for groups of circuit definition records. The passed records are those which are not recognized as control or definition records and are included in the STAR-PLACE output file for use by later programs.

(Control Records) Each control record consists of a single STAR-PLACE control statement beginning in column 1 with pertinent data following as necessary. A list of the STAR-PLACE control statements, their function, and necessary data is shown below. Where allowed the shortened form of the control statement is shown in parentheses.

## C

Function - Denotes a comment to be shown in the narrative output.

Data - Comment in columns 5-72 of the record (no continuation allowed).

Passed - No

### DEBUG (DEBU)

Function - Turns on STAR-PLACE debugging output.

Data - None.

Passed - No

### FIND,

Function - Sets the upper limit on number of folding solutions to be found (initially 50).

Specifying 0 causes all possible folding solutions to be generated.

Data - Upper limit following comma.

Passed - No

### GATES TO PATTERNS (GATE)

Function - Header for cell type list.

Data - Cell type list in following records.

Passed - Yes

### IMPROVE, (IMPR,)

Function - Specifies number of folding solutions to be improved (initially 3, max = 10).

Data - Number of solutions following comma.

Passed - No

#### LINEAR ORDER (LINE)

Function - Header for user-entered linear order. Causes disabling of STAR-PLACE clustering and linear ordering steps.

Data - Linear order in following records.

Passed - No

#### NAME,

Function - Specifies circuit title for output listing.

Data - Circuit title (8 characters) after comma.

Passed - Yes

#### NEIGHBORHOOD, (NEIG,)

Function - Specifies row and cell neighborhood sizes for placement improvement step (initially 1,1).

Data - Row, cell neighborhood sizes following comma.

Passed - No

#### NETS

Function - Header for circuit net lists.

Data - Net lists in following records.

Passed - Yes

#### STAR SIZE, (STAR,)

Function - Specifies STAR dimensions.

Data - STAR size (cell rows, transistor columns)  
following comma.

Passed - Yes

STEP,

Function - Specifies STAR-PLACE steps to be performed  
(initially all).

Data - Step names (CLUSTER, LINEUP, WIRECROSS, FOLD)  
separated by commas following 'STEP,'.

Passed - No

The presently available STAR sizes are shown in Table 2.3.

STAR SIZE	ROWS	COLUMNS	TRANSISTORS	PADS	SIZE (MILS)
8,24	8	24	384	16	90x80
16,54	16	54	1728	36	162x131
28,94	28	94	5264	64	254x208

TABLE 2.3. Presently Available STAR Sizes

In order to choose the correct STAR size, an estimation of the transistors needed should be made, and the number of I/O pads should be counted. The user can then choose the correct STAR from Table 2.3.

(Circuit Definition Records) The cell type list, net list, and user-defined linear order are entered as a series of numeric records following the appropriate header record. The end of a list is assumed when a non-numeric item or the end of the input file is seen. The format of each of the three lists is shown below.

(1) Cell Type List (Following 'GATES TO PATTERNS'). In this list, each of the circuit cells and pads is associated with a STAR standard cell or pad type number. The format of each record in this list is

cell1 type1 cell2 type2 . . . .



For example, if cell number  $x$  is type  $1000+x$ , a typical cell type list record is

1 1001 2 1002 3 1003 4 1004 .

Sufficient records to specify each cell or pad in the circuit should be included.

The list is passed to the output file with certain adjustments. These adjustments involve re-assignment of pad type numbers based on the pad position in the final placement. In the input file, input pads are type 9200 and output pads are type 9210. For pads placed at the top or bottom of the STAR, the type numbers are unchanged. For input pads placed at the sides of the STAR, the type number is changed to 9100. For an output pad placed at the left, the type number is changed to 9110. For output pads placed at the right, the type number is changed to 9120.

(2) Net List (Following 'NETS'). The connection points (cell number, pin number) of each net in the circuit are identified in this list. The format of each record is

net cell1 pin1 cell2 pin2 . . . .

For example, if net 5 is connected to pin 1 of cells 6, 7, and 8, the net list record for net 5 is

5 6 1 7 1 8 1 .

For large nets, more than one input file record may be required. Extension of the net may be accomplished either by use of the record continuation feature or by repetition of the net number at the beginning of the next record. Thus, either

5 6 1  
7 1 8 1

or

```
5 6 1
5 7 1 8 1
```

can be used to enter net 5, above. If the second of these net continuation forms is used, the continuation records must immediately follow the initial record for the net.

Information specified in the net list is passed to the output file after modification of all continuations to the second form, above.

(3) Linear Order (Following 'LINEAR ORDER'). Each cell and pad in the network should be included in this list if the user-entered linear order option is selected. The list format is

```
cell1 cell2 cell3 cell4
```

Record continuation is allowed, but not required in this list. The linear order is not passed to the output file.

4. Placement Output. The output information provided by STAR-PLACE consists of two files, regardless of the mode in which the program was executed. The file called PLACEOUT is in a format suitable for use by other programs. The file called LPOUT consists of user (narrative) output.

(a) Output file. The STAR-PLACE output file (PLACEOUT) contains the circuit.cell type and net lists, the grid coordinate format of the placement, the locations of all constructed barriers, and any passed data from the input file. The format of this file for the example application is shown in Figure 2.19. If, after completion of the STAR design cycle, it is found that the circuit has not been successfully routed and hand-placement is chosen as a possible solution,

ORIGINAL PAGE 13  
OF POOR QUALITY

TITLE EXAMPLE

STAR SIZE 8 24

GATES TO PATTERNS

999 9970

1 1910	2 1910	3 1910	4 1310	5 1620	6 9200
7 9200	8 9100	9 9210	10 9210		

PLACEMENT

0 999 0

25	1	25	4	64 999005	70	5	85
-41	2	25	999011	64			
41	3	25	999011	64			
-57	999024	25					
57	999024	25					
-73	999024	25					
73	999024	25					
-89	999024	25					
-25	6	39					
-25	7	84					
25	8	96					
89	9	39					
-25	10	24					

NETS

10	6	2	1	2	2	2	3	2
20	5	4	4	2	1	4		
30	4	3	1	3				
40	7	2	5	2				
50	8	2	5	3				
60	1	5	2	4				
70	1	6	2	3				
80	2	5	3	4				
90	2	6	3	3				
100	3	5	9	2				
110	3	6	10	2				

WIRES

6	69	24	83	24	BARR
6	24	90	38	90	BARR
6	69	90	83	90	BARR
6	84	90	98	90	BARR
6	22	26	22	40	BARR
6	22	42	22	56	BARR
6	22	74	22	88	BARR
6	101	58	101	72	BARR
6	101	74	101	88	BARR

Figure 2.19. STAR-PLACE Output File (Placeout)

this is the file which must be modified. Therefore, it is important that the format of this file be understood.

TITLE, STAR SIZE, and GATES TO PATTERN are data passed from the input data. The PLACEM data are the positions of each cell, pad, and groups of unused transistors, shown in actual STAR grid coordinates. A group of XXX unused transistors is denoted by 999XXX. Starting on the second row under PLACEM, the first column gives the y coordinate of the source connection which begins the cell. A minus sign (-) in front of the number implies that the cell is above the power supply. The other columns alternate between denoting the cell number and its beginning X coordinate, respectively.

The data under NETS was passed from the input data, WIRES contain data showing the coordinates of the barriers constructed to prevent router usage of unused pad positions. For example, the first line denotes that a barrier is constructed on level 6 from 69,24 to 83,24.

By modifying the data in this file, mainly under PLACEM and wires, hand-placement can be accomplished, thus perhaps providing successful routing.

(b) Narrative Output. The narrative output of STAR-PLACE which is helpful to the user is contained in file LPOUT. Each STAR-PLACE step is identified by a header line showing the step and circuit names. An explanation and example of the narrative output provided by each step is shown in the following paragraphs.

(1) Data Entry Step. Each control and passed record in the input file is echoed on the listing. The cell type definitions are displayed with cell width information as obtained from the STAR cell width library (STARWIDLIB). The cells composing each

net in the circuit are also shown. At the end of the section, the result of a cross-check between the various lists is given.

The data entry step output for the cell type and net lists of the example application is shown in Figure 2.20.

(2) Clustering Step. For each cell (cell number <10000) or cluster (cell number >10000) to be combined, the cell number, width and number of nets is shown. The statistics for each candidate for combination and the effect of combination on the total chip metal are calculated and displayed in tabular format. The combined cells and resultant cluster are then shown along with the cluster width and nets absorbed by combination. The information printed for a typical combination is shown in Figure 2.21.

Following clustering of all cells, a summary of cell combination is printed as shown in Figure 2.22.

(3) Linear Ordering Step. The generated linear cell order is shown in I5(I4) format. The output for the example application is shown in Figure 2.23.

(4) Wirecross Step. The linear order is displayed vertically with both forward (FWID) and reverse (RWID) cumulative cell widths shown. Each circuit net is shown to the right of the linear order with connections to a cell indicated by "-".

The wirecross output for the example circuit is shown in Figure 2.24.

(5) Placement Step. At the beginning of the placement step, STAR-PLACE forms the requested number of folding solutions. The highest rated IMPROVE of these are selected and ratings are shown.

ORIGINAL PAGE 13  
OF POOR QUALITY

C  
NAME, EXAMPLE

C  
FIND, 50

C  
IMPROVE, 5

C  
NEIGHBORHOOD, 1, .5

C  
STAR SIZE 8 24

C  
GATES TO PATTERNS

CELL	1	TYPE 1910	WIDTH	13
CELL	2	TYPE 1910	WIDTH	13
CELL	3	TYPE 1910	WIDTH	13
CELL	4	TYPE 1310	WIDTH	2
CELL	5	TYPE 1620	WIDTH	4
PAD	6	TYPE 9200		
PAD	7	TYPE 9200		
PAD	8	TYPE 9200		
PAD	9	TYPE 9210		
PAD	10	TYPE 9210		

C  
NETS

NET LISTS				
NET 10	6	1	2	3
NET 20	5	4	1	
NET 30	4	1		
NET 40	7	5		
NET 50	8	5		
NET 60	1	2		
NET 70	1	2		
NET 80	2	3		
NET 90	2	3		
NET 100	3	9		
NET 110	3	10		

END OF INPUT DATA

DATA CROSS-CHECK INITIATED

DATA CROSS-CHECK COMPLETED

Figure 2.20. Data Entry Step Output

ORIGINAL PAGE IS  
OF POOR QUALITY

CHIP AREA= 45 TOTAL METAL = 54. CHIP DENSITY = 1.2  
 CELL TO BE COMBINED = 6 WIDTH = 0 # NETS = 2  
 #####  
 DELTA METAL CAND. WIDTH CAND. NETS NETS IF COMB. CANDIDATE  
  
 3.6056 13 5 5 3  
 D3= 1.7 D1= .0 D2= 1.4 DT= 1.3 NEW METAL = + 4. A1= 0 A2= 13  
 CELL 1001 REPLACES 6 & 3 WIDTH = 13  
 NET 10 ABSORBED

Figure 2.21. Output Shown For Single Cluster  
Formation From Cluster File

CELL	COMPOSED OF CELLS										
1001-	6	3	0								
1002-	7	5	0								
1003-	8	7	5	0							
1004-	9	6	3	0							
1005-	10	9	6	3	0						
1006-	4	1	0								
1007-	8	4	7	1	5	0					
1008-	10	2	9	6	3	0					
1009-	8	10	4	7	2	9	1	5	6	3	0

NORMAL CLUSTERING STEP TERMINATION

Figure 2.22. Clustering Step Summary Output

ORIGINAL DOCUMENT  
OF POOR QUALITY

# LINEAR ORDER

8 7 5 4 1 2 6 3 9 10

Figure 2.23. Linear Ordering Step Output

FWID	RWID	CELL						
0	45							
0	45	8	-50					
0	45	7	50	-40				
4	41	5	-50	-40	-20			
6	39	4	-30		-20			
19	26	1	-30	-10	-20	-60	-70	
32	13	2	-80	-10	-90	-60	-70	
32	13	6	80	-10	90			
45	0	3	-80	-10	-90	-100	-110	
45	0	9				-100	110	
45	0	10					-110	

DATA TRANSFER FILE CONSTRUCTED  
NORMAL CAPSTAR PART 2A TERMINATION

RUN PART 2B TO CONTINUE

Figure 2.24. Wirecross Output



Start and end of placement improvement are noted and the rating data for the highest rated improved placement is shown. The format of this output is shown in Figure 2.25.

In this output, "QUALITY" is the estimated fraction of all layouts of the circuit with ratings lower than the placement of interest. Horizontal and vertical ratings reflect the predicted fraction of the available channel area which will be used in placement routing. Pads are not included in the placement at this step, so statistics do not reflect pad placement.

After printing of result placement rating information, a pictorial representation of the cell layout is shown. This output for the example circuit is shown in Figure 2.26.

In this output, cell boundaries are shown as "#" and transistor boundaries as ":". Cell numbers are read vertically and occur to the left of the dashes. Numbers to the right of the dashes indicate nets which are incident to the cell. Transistors completely surrounded by #'s are not used for cell placement.

Following placement depiction, the (row, column) positions assigned to circuit pads are shown. The position of each cell, pad, and group of unused transistors (A group of XXX unused transistors is denoted by 999XXX) is then shown in actual STAR grid coordinates. Finally, the set of barriers constructed to prevent router usage of unused pad positions is shown. This section of the output, as shown in Figure 2.27, is the same as some of the data in the file Placeout, as shown in Figure 2.19

ORIGINAL PAGE IS  
OF POOR QUALITY

DATA TRANSFER COMPLETED  
51 SOLUTIONS FOUND IN 51 TRIES  
5 BEST SELECTED

NUMBER	RATING*10**6	QUALITY*10**6
1	784023	923313
36	780422	872544
8	778341	834318
6	775439	769833
5	774765	753064

PLACEMENT IMPROVEMENT INITIATED  
PLACEMENT IMPROVEMENT COMPLETED

PLACEMENT	NUMBER	
	36	
NET	10	STRAIGHT
NET	20	STRAIGHT
NET	30	STRAIGHT
NET	60	STRAIGHT
NET	70	STRAIGHT
NET	80	STRAIGHT
NET	90	STRAIGHT

#### RATINGS

TOTAL	---	78.68	%
HORIZONTAL	---	7.49	%
VERTICAL	---	5.73	%
STRAIGHT NETS	---	100.00	%
QUALITY	---	.93656	

Figure 2.25. Folding Summary and Result Rating Output

[illegible]

69

ORIGINAL PAGE 13  
OF POOR QUALITY

```

PAD    6 PLACED AT    .0 ,    8.0
PAD    7 PLACED AT    .0 ,   23.0
PAD    8 PLACED AT    1.5 ,   25.0
PAD    9 PLACED AT    9.0 ,    8.0
PAD   10 PLACED AT    .0 ,    3.0
PLACEM
  25      1      25      4      64 999005      70      5      85
 -41      2      25 999011      64
  41      3      25 999011      64
 -57 999024      25
  57 999024      25
 -73 999024      25
  73 999024      25
 -89 999024      25
 -25      6      39
 -25      7      84
  25      8      96
  89      9      39
 -25     10      24
BARRIER CONSTRUCTED ON LEVEL  6 FROM  69 ,   24 TO  83 ,   24
BARRIER CONSTRUCTED ON LEVEL  6 FROM  24 ,   90 TO  38 ,   90
BARRIER CONSTRUCTED ON LEVEL  6 FROM  69 ,   90 TO  83 ,   90
BARRIER CONSTRUCTED ON LEVEL  6 FROM  84 ,   90 TO  98 ,   90
BARRIER CONSTRUCTED ON LEVEL  6 FROM  22 ,   26 TO  22 ,   40
BARRIER CONSTRUCTED ON LEVEL  6 FROM  22 ,   42 TO  22 ,   56
BARRIER CONSTRUCTED ON LEVEL  6 FROM  22 ,   74 TO  22 ,   88
BARRIER CONSTRUCTED ON LEVEL  6 FROM 101 ,   58 TO 101 ,   72
BARRIER CONSTRUCTED ON LEVEL  6 FROM 101 ,   74 TO 101 ,   88
OUTPUT FILE CONSTRUCTED
NORMAL CAPSTAR TERMINATION

```

Figure 2.27. Pad Placement, Grid Coordinate Translation,  
and Barrier Construction Output

5. Program Execution. STAR-PLACE can be executed from either the Demand mode or the Batch mode. For this routine, it may be advisable to use the Demand mode, because in order to restrict storage execution requirements and provide operator convenience the program has been divided into two segments. The first of these segments implements the data entry, clustering, and linear ordering functions of the placement procedure, as shown in Figures 2.19-2.24. The second segment performs the cell and pad placement tasks and builds the output database, as shown in Figures 2.25-2.27.

If STAR-PLACE is executed in the Demand mode, the output of first segment can be viewed or copied to another file before running the second segment. If STAR-PLACE is executed in the Batch mode only the output of the second segment is available.

The Demand version, called T:PLACE, facilitates all necessary channel assignments when it is executed. This is done by typing

```
!XEQ T:PLACE      .
```

The computer will respond with the message

```
*** XEQ TERMINATED*** .
```

The first portion of the program is executed by the command

```
!LMP1.
```

which executes a load module. When the computer returns the message \*STOP\* Ø and a prompt (!), the narrative output file (LPOUT) in its intermediate form can be viewed or copied, or the

next module can be executed. To execute the second segment type

!LMP2. .

When execution of this module has terminated all necessary output files have been constructed.

The Batch version is J:PLACE and is executed by the command

!BATCH J:PLACE .

The computer will respond with a job id and the status of the job, as explained in a preceding section. All output will be directed to a line printer and also stored in files.

After execution of the placement program, the user can examine the final form of the narrative output file (LPOUT), and compare each step to the examples shown, in order to check for correct execution.

As a double-check on the STAR size, the user should check the WIRECROSS step and compare the cumulative cell width (RWID at top) to the total available width of the STAR used. If the cumulative cell width is more than 75% of the total available width, problems may be encountered in routing later. Therefore the user may wish to run the placement program again, using the next largest STAR size, if possible.

If the placement program fails to run successfully, the user can copy the diagnostic files PDO, and PLL for possible clues as to the reason why. The input file should also be checked for errors.

If the placement program was successful, it's output becomes the input to the next routine, which is called STAR-COMPILE. To

create the STAR-COMPILE input file use the command

!C PLACEOUT OVER INBUF

b. STAR-COMPILE. The STAR-COMPILE program accesses the STAR-cell library which contains the line segments that describe the device connections to achieve the cell's logic. The cell library also contains identifiers associated with each line segment. The identifiers are used to label inputs, outputs, barriers, and power bus line segments for line printer display as well as program use. The STAR-COMPILE program is written in XEROX Basic in order to take advantage of its unique feature of keyed file access. For this reason, the program is nontransportable.

For each cell that has been placed, the STAR-COMPILE program copies the cell library line segments with identifiers (as shown in Figure 2.8) onto the array at the positions specified by the placement program. Using the net lists, the line segments identifiers (that were copied from the cell library) are changed to the identifiers that describe all line segments associated with the original net. These identifiers will be used later by the STAR-ROUTE program which will supply line segments to interconnect all line segments that have the same identifiers. An example STAR-COMPILE output is shown in Figure 2.28.

To accomplish its task, the STAR-COMPILE program must have copied into it, the correct bias for the chosen STAR size. The correct values have been put into files called BIAS1, BIAS2, and BIAS3. This file consists of a single line that must be inserted into the source program.

The files are shown in Table 2.4 with their corresponding STAR sizes. Choose the bias file associated with the STAR size used

BIAS FILE	STAR SIZE
BIAS1	8,24
BIAS2	16,54
BIAS3	28,94

TABLE 2.4 STAR-COMPILE Bias Files

in the placement program and use the following command to put it into the STAR-COMPILE routine.

```
!C biasfile INTO S:STARCOMP
```

It is extremely important that INTO is used in this command as it merges the BIAS file into the source program, S:STARCOMP, and does not overwrite it.

(1) Program Execution. The compile routine can be executed from either the Demand mode or the Batch mode, but again the Batch mode should be used whenever possible. The Batch command is

```
!BATCH J:COMP
```

To execute STAR-COMPILE from the Demand mode the command

```
!T:COMP
```

is all that is needed. All output will come back to the screen.



(2) Compile Output. The narrative output file for the STAR-COMPILE routine is called LPC. Also, diagnostics if any, are printed to a file called CDO. Both of these files can be examined. The output used by subsequent programs is STARAWK. Figure 2.28 is an example of the data in the STARAWK file and is the format of the data for the STAR-ROUTE input and output, STAR-PRINT input, and ARTWORK-MANART input.

From the program flowchart (Figure 2.15) it can be seen that, if desired, the output of the compile program can be used as the input to the STAR-PRINT display routine for a symbolic printout of the compile data. This may be helpful to the user, but it is not a necessary step.

c. STAR-ROUTE. The output file of the compile routine (STARAWK) is also the input file to STAR-ROUTE, therefore no copy command is needed.

The STAR-ROUTE program performs the discretionary interconnections of wiring through the use of net identifiers on available routing channels of the array. The program will seek the shortest distance between the line segments that have the same identifiers, and generate line segments to complete the net. The generated line segments will utilize the two levels of metal and VIAS (metal interconnects) available to complete the net as specified. The program will avoid areas of the array that have been labeled as barriers and will also perform a short check and open check between the completed nets.

TEMPERATURE NO.			LEVEL ID		END COMPONENTS	
SEGMENT NO.			DATA TYPE	LINE SET		
SCALE FACTOR						
16	0.10000000E+02					
1	2008	2048			P001	
1	2008	2064			P001	
2	2032	2000			GNND	
2	2032	2016	X1,Y1	COORDINATES	GNND	
3	2048	2004	X2,Y2		P007	
3	2048	2060			P007	
4	2032	2024			P101	
4	2032	2048			P101	
5	2072	2004			P102	
5	2072	2060		SEGMENT IDENTIFIERS	P102	
6	2096	2004			P101	
6	2096	2060			P101	
7	2144	2004			N010	
7	2144	2060			N010	
8	2216	2004			P102	
8	2216	2060			P102	
9	2264	2004			N070	
9	2264	2060			N070	
10	2288	2004			N060	
10	2288	2060			N060	

Figure 2.28. Example STAR-COMPILE Output

Like the STAR-PLACE routine, STAR-ROUTE is also written in the FORTRAN-IV programming language.

The route program has a control input file associated with each of the STAR sizes. These are shown in Table 2.5.

CONTROL FILE	STAR SIZE
D:C1N1	8,24
D:C1N2	16,54
D:C1N3	28,94

TABLE 2.5 STAR-ROUTE Control Files

The user should choose the control file corresponding to the STAR size used. The following command can then be used to update the parameter file used by the STAR-ROUTE program.

!C control file OVER D:CIN

If the user has a data set for which it is desired to perform short distance routing before longer routing, the multipass capability of the STAR Router should be used. To activate multipass, the user must edit the control input file (D:CIN), to add the necessary information.

It should be noted, however, that this feature is not usually helpful. If the user desires to use multipass routing, more information can be found in the "STAR Router User's Guide" NASA Contractor Report 161213. [7]

STAR-ROUTE should always be run from the Batch mode, because of the required memory size. Therefore, use the command

```
!BATCH J:ROUTE
```

to execute the route program.

(1) Router Output. During execution, router progress messages and error messages will be written to file RLP. The run time messages and progress messages are shown in Table 2.6. If the Demand mode were used, these messages will also be returned to the screen. Program diagnostic messages, if any, and accounting information are output to files RDO, RLL, and RLO.

After execution of STAR-ROUTE, the user should copy the file RLP and either find which I/O unit the PR2D output file (routed output) is on or, if routing was unsuccessful, determine why from the error messages. I/O unit 11 corresponds to file F:11 and I/O unit 10 is file STARAWKRT.

The output of the Route routine will be composed of data from the STAR-COMPILE program plus line segment data generated to complete all nets. Therefore, the file will resemble the STARAWK file, except it will be larger.

d. STAR-PRINT. The STAR-PRINT routines produce a symbolic layout of the STAR design. The input to the programs can either be the output of STAR-COMPILE or the output of STAR-ROUTE. In either case, the desired file should be copied over the input file (S:IN) of STAR-PRINT by using the command

The following messages may appear on the run printout. Their meaning is described at right.

<u>Error Messages</u>	<u>Meaning</u>
ERROR OR END-OF-FILE WHILE READING CONTROL INPUT	Bad or missing cards were found in the control input file.
MAXIMUM GRID SIZE EXCEEDED	The product of the X and Y grid dimensions exceeds 160,000.
PREMATURE END-OF-FILE HIT ON PR2D INPUT	Input file scan did not find the end of Level 8 in the file.
GRID DIMENSIONS EXCEEDED IN RIDP	Coordinates were found in the input file which exceed the specified grid dimensions.
CORE LIMITS EXCEEDED WHILE PROCESSING PR2D INPUT	The maximum space allocated for processing input data has been overflowed. Input file is too large.
NON-ORTHOGONAL SEGMENT FOUND IN NODE XXXX.	Nonorthogonal data has been found, but the segment will be processed as a Y-axis segment.
STACK OVERFLOW IN XXXXX	A fatal overflow of available work space has occurred
MAXIMUM NODE SIZE EXCEEDED IN XXXXX	Fatal overflow of node data storage area.
FANOUT FAILURE ON NODE XXXX	Fanout from a home segment is completely block. Routing continues with the next net.
ROUTE FAILURE ON NODE XXXX	This message accompanies the previous one. If it occurs singly, an unexplained failure to complete a route has occurred.

The following progress messages will normally be printed out in sequence.

```

..PROCESSING INPUT DATA
..BUILDING AUXILIARY INPUT FILE
..ROUTING PROCESS INITIATED
  FINAL AUXILIARY FILE IS ON I/O UNIT XX.
  PR2D OUTPUT FILE IS ON I/O UNIT XX.
..ROUTINE COMPLETE
..BUILDING PR2D OUTPUT FILE

```

TABLE 2.6. Run Time Messages

The STAR-PRINT routines consist of programs STARSCROL and STARDISP, which produce scrolls of line printer paper that are joined to form a mosaic of the STAR layout, which is a symbolic printout of the interconnection data. Like the compile routine, both of these programs are written in XEROX Basic. Therefore they are not readily transportable.

The display produced by STAR-PRINT details the array grid structure, the power bus structure, input/output and power pads, device gate positions, first metal line segments, VIAS, second metal line segments, and all net and pin identifiers. Therefore the basic instructions given previously still apply in reading the mosaic.

Before executing the STAR-PRINT routines, the width of the output device should be known in order to set the correct scroll size. The file which does this is called STARPAP. Several files have already been set up for commonly used output devices and the smallest STAR. These are shown in Table 2.7.

FILE	OUTPUT DEVICE
STARPAP1	132 COLUMN LINE PRINTER
STARPAP2	SILENT 700
STARPAP3	80 COLUMN CRT

TABLE 2.7. STAR-PRINT Scroll Size Files

If one of these files will not satisfy the user's need, another file can easily be created to better suit the STAR size chosen and the output device.

The format of the STARPAR file is

x y width length

where x and y are the grid points of the upper left corner of the scroll, width is the width of the scroll determined by the width of the output device, and length is the length of the scroll determined by the size of the STAR chosen. The length of the scrolls for the three STARS are: 100 for the smallest, 165 for the medium, and 260 for the largest.

For the first line of the file, x and y will both be 16. The width and length are user determined. Then on the second line, x is the value of x from the first line plus the width. The value of y will always be 16, and the width and length will remain constant. On the third line the value of x is the sum of the second x and the width, and so on. An example is shown in Figure 2.29.

16	16	62	260
78	16	62	260
140	16	62	260
202	16	62	260
164	16	62	260

Figure 2.29 STARPAR Example

This file can be created using the BUILD command described earlier in this chapter, or one of the existing files can be updated with the EDITOR.

The desired width file should be copied over the existing width file with the command

```
!C file OVER STARPAS .
```

The STAR-PRINT routine can now be executed by either

```
!BATCH J:PRINT
```

for the Batch mode, or

```
!T:PRINT
```

for the Demand mode. Once again it is better to use the Batch mode.

(1) Program Output. The output of STAR-PRINT, as described earlier, is the STAR mosaic and is contained in file STAROUT. Figure 2.30 shows part of a mosaic created by the STAR-PRINT routine. Files LPSD and SDDO are used for diagnostic output, if any,

If after reviewing the symbolic output generated by STAR-PRINT, the user determines that the layout is correct, the mask data can be generated. If the routed output is not satisfactory, the user may choose to

- a) make manual net modifications in the STAR-COMPILE output and resubmit to the STAR-ROUTE program,
- b) edit the output of STAR-PLACE and manually rearrange the placement of the cells, or
- c) repeat the entire design cycle beginning with the STAR-PLACE program, using the linear order option.



0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	1	1	1	2	2	2	2	2	2	2	2	2	3	3	3	3	3	3	3	3	3	4	4	4
6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0

016

017

N N

01A

11

019

118

1111

020

I I

1010

021

II II

ININ

022

11

1111

023



024

•

025

[illegible]

026

[illegible]

027

— I I I ' I I I I I I I I I I I I

02H

— I I — — — — — I — — — — —

029

**0**

0 40

[illegible]

031

DATE	TIME	TO	FROM	BY	REMARKS
11/11/54	11:11	10:5	11:2	11:5	11:5
11/11/54	11:11	11:1	11:1	11:1	11:1

032

- IRIN	10	10 0	10 3	1010	10 31113 0	11 3
- L F	I	III	I	I I	I I I	I

432

TRID 11 1511 17 3 1213 11 31010 2 10 3

034

7	I H I G	I F	I P I F	I P F	I P I F	I F	E I N I N	F	I N	P
-	I	I	I I I	I	I	I	I	I	I	I

Figure 2.30 Example STAR-PRINT Output (Mosaic)

The first option requires a good understanding of the STAR-COMPILE and STAR-ROUTE outputs and is probably the hardest of the three. The second choice requires a knowledge of the format of the STAR-PLACE output file, which is described in the section on STAR-PLACE under Placement Output, with an example in Figure 2.19. The user would also have to know a more logical placement of the cells. The third method is probably the easiest, although it also requires knowing a more logical cell order, and still may not produce desirable results.

e. ARTWORK-MANART. The output from the STAR-ROUTE program is used as the input for the ARTWORK-MANART artwork generation program, which creates the mask data for the first metal layer mask, the VIA mask, and the second metal layer mask. These three masks are used to convert the STAR understructure into the user's circuit. Information on how to use the ARTWORK-MANART program can be found in NASA Contractor Report 150782.

## E. PERIPHERY STRUCTURE

The STAR periphery circuitry consist of multiple use pad cells that can be converted into input, output, and power pads, along with the STAR power structure. All examples will be in CMOS bulk metal-gate.

1. Pad Cells. The pad cells consist of side input pads, top/bottom input pads, side output pads, top/bottom output pads, side dummy pads, top/

bottom output pads, side dummy pads, top/bottom dummy pads, a ground pad, and a  $V_{DD}$  pad. The dummy pads are merely unused input/output pads. The small STAR has 16 pads, the medium STAR has 36 pads, and the large STAR has 64 pads. Of these pads, two are allocated for use as power pads:  $V_{DD}$  and ground.

On the STAR symbolic display, all of these pads are represented by a string of symbols for top layer metal (IIIII). These are located around the outer edges of the array.

a. Input Pads. In the STAR input file, input pads are type 9200. For input pads placed by the STAR-PLACE program at the top or bottom of the STAR, the type numbers are unchanged, however, for input pads placed at the sides of the STAR, the type number is changed to 9100.

Each input pad has protective circuitry associated with it as shown in Figure 2.31 to protect the device against burnout resulting from accumulation of static charge on package terminals. Figure 2.31 illustrates the schematic of the input pad as well as the actual layout.

b. Output Pads. The output pads are entered in the input file as type 9210. If they are placed at the top or bottom of the array, the type numbers are not changed. For an output pad placed at the left, the type number is changed to 9110. For output pads placed at the right, the number is changed to 9120.

An output pad is shown in Figure 2.32 and from the layout it can be seen how the input circuitry is bypassed when the pad is defined as an output. Metal is used to short out the diffused resistor.

c. Ground Pad. The leftmost pad on the bottom of the STAR array is designated as the ground pad, and it does not have a type number, nor does it have to be assigned in the input file.




Figure 2.31(a). Metal Gate Input Pad Schematic




Figure 2.31(b). Metal Gate Input Pad Layout




Figure 2.32(a). Metal Gate Output Pad Schematic




Figure 2.32(b). Metal Gate Output Pad Layout

d.  $V_{DD}$  Pad. The rightmost pad on the top of the STAR is designated as the  $V_{DD}$  power pad. It does not have a type number, nor does it need to be assigned in the input file.

2. STAR Power Structure. The STAR is surrounded and interlaced by a power structure consisting of ground and  $V_{DD}$ , and connected to their respective pads. Figure 2.33 illustrates the STAR power structure as represented by the STAR symbolic output, as explained previously. The pad locations for the small STAR are also shown. Although 18 pad locations are shown, only 16 are available for use. The center pads on the top and bottom of the STAR are used for testing purposes. This is true for all three STAR sizes.

As illustrated in Figure 2.33 the horizontal parts of the power structures are top layer metal, while the vertical portions of the structure consist of bottom layer metal.

All of the pads are implemented in top layer metal except the I/O interconnection pads (in the center) which consist of both layers of metal.

More detailed pictures of the three arrays are shown in Figures 2.4-2.6, with the pads being clearly visible.

## F. PAD LOCATIONS

Since the STAR is based on a grid system Tables 2.8-2.10 show the x and y locations of the pads for the three STAR structures as assigned by the STAR-PLACE program. The STAR grid system, however, begins at the point 16, 16 to allow the symbolic display of output pads on the top and left side of the array. The pad assignments are then output to the file PLACEOUT, where they can be viewed or modified if necessary. An example PLACEOUT file is shown in Figure 2.19.

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 2.33. STAR Power Structure and Pad Locations

The tables also contain the type numbers which are assigned to the pads by the STAR-PLACE program according to their location and function.

The minus sign in front of the y value (-25) of the top pads indicates that the pad is located above the ground power structure.

1. Modifying Pad Locations. If the user is not satisfied with the computer generated placement of the cells and pads, the STAR-PLACE output file, PLACEOUT, can be modified as explained earlier.

If the pad locations are to be changed, the type numbers may also have to be changed. This can be verified from the tables. The following example illustrates a modification of the pad locations and types in the PLACEOUT file.

From Figure 2.34 it can be seen that cells 6-8 are input pads with cells 6 and 7 placed at the top of the STAR and cell 8 placed on the right side. Cell 9 is an output pad placed at the bottom and cell 10 is an output pad placed at the top of the STAR.

The user would rather have all input pads on the top and all output pads on the bottom, so the locations of cells 8 and 10 must be changed. The type number of cell 8 must also be changed. The corresponding modifications are shown in Figure 2.35 emphasized by underlining.

Cell 8 has been changed to a type 9200 at location 24, -25.  
Cell 10 has been changed to location 24, 89.

The rest of the STAR programs can now be executed to provide routing.



ORIGINAL PAGE 18  
OF POOR QUALITY.

```

TITLE EXAMPLE
STAR SIZE      8    24
GATES TO PATTERNS
  999  9970
    1  1910      2  1910      3  1910      4  1310      5  1020      6  9200
    7  9200      8  9100      9  9210     10  9210

PLACEM
0 999 0
  25      1      25      4      64 999005      70      5      80
 -41      2      25 999011      64
  41      3      25 999011      64
 -57 999024      25
  57 999024      25
 -73 999024      25
  73 999024      25
 -89 999024      25
 -25      6      39
 -25      7      84
  25      8      96
  89      9      39
 -25     10      24

```

Figure 2.34. Original PLACEOUT File

```

TITLE EXAMPLE
STAR SIZE      8    24
GATES TO PATTERNS
  999  9970
    1  1910      2  1910      3  1910      4  1310      5  1020      6  9200
    7  9200      8  9200      9  9210     10  9210

PLACEM
0 999 0
  25      1      25      4      64 999005      70      5      80
 -41      2      25 999011      64
  41      3      25 999011      64
 -57 999024      25
  57 999024      25
 -73 999024      25
  73 999024      25
 -89 999024      25
 -25      6      39
 -25      7      84
 -25      8      24
  89      9      39
 89     10      24

```

Figure 2.35. Modified PLACEOUT File

384 TRANSISTOR STAR			16 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
TOP	24	-25	9200	9210
	39	-25	9200	9210
	69	-25	9200	9210
	84	-25	V <sub>DD</sub>	V <sub>DD</sub>
LEFT SIDE	17	25	9100	9110
	17	41	9100	9110
	17	57	9100	9110
	17	73	9100	9110
BOTTOM	24	89	GND	GND
	39	89	9200	9210
	69	89	9200	9210
	89	89	9200	9210
RIGHT SIDE	96	25	9100	9120
	96	41	9100	9120
	96	57	9100	9120
	96	73	9100	9120

TABLE 2.8 PAD LOCATIONS AND TYPES FOR SMALL STAR

1728 TRANSISTOR STAR			36 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
TOP	24	-25	9200	9210
	39	-25	9200	9210
	54	-25	9200	9210
	69	-25	9200	9210
	84	-25	9200	9210
	114	-25	9200	9210
	129	-25	9200	9210
	144	-25	9200	9210
	159	-25	9200	9210
	174	-25	V <sub>DD</sub>	V <sub>DE</sub>
LEFT SIDE	17	25	9100	9110
	17	41	9100	9110
	17	57	9100	9110
	17	73	9100	9110
	17	89	9100	9110
	17	105	9100	9110
	17	121	9100	9110
	17	137	9100	9110

TABLE 2.9. PAD LOCATIONS AND TYPES FOR MEDIUM STAR

1728 TRANSISTOR STAR			36 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
BOTTOM	24	153	GND	GND
	39	153	9200	9210
	54	153	9200	9210
	69	153	9200	9210
	84	153	9200	9210
	114	153	9200	9210
	129	153	9200	9210
	144	153	9200	9210
	159	153	9200	9210
	174	153	9200	9210
RIGHT SIDE	186	25	9100	9120
	186	41	9100	9120
	186	57	9100	9120
	186	73	9100	9120
	186	89	9100	9120
	186	105	9100	9120
	186	121	9100	9120
	186	137	9100	9120

TABLE 2.9 (Continued). PAD LOCATIONS AND TYPES FOR MEDIUM STAR

5264 TRANSISTOR STAR			64 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
TOP	24	-25	9200	9210
	39	-25	9200	9210
	54	-25	9200	9210
	69	-25	9200	9200
	84	-25	9200	9210
	99	-25	9200	9210
	114	-25	9200	9210
	129	-25	9200	9210
	144	-25	9200	9210
	179	-25	9200	9210
	189	-25	9200	9210
	204	-25	9200	9210
	219	-25	9200	9210
	234	-25	9200	9210
	249	-25	9200	9210
	264	-25	9200	9210
	279	-25	9200	9210
	294	-25	V <sub>DD</sub>	V <sub>DD</sub>

TABLE 2.10. PAD LOCATIONS AND TYPES FOR LARGE STAR

5264 TRANSISTOR STAR			64 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
BOTTOM	129	249	9200	9210
	144	249	9200	9210
	174	249	9200	9210
	189	249	9200	9210
	204	249	9200	9210
	219	249	9200	9210
	234	249	9200	9210
	249	249	9200	9210
	264	249	9200	9210
	279	249	9200	9210
	294	249	9200	9210
RIGHT SIDE	306	25	9100	9120
	306	41	9100	9120
	306	57	9100	9120
	306	73	9100	9120
	306	89	9100	9120
	306	105	9100	9120
	306	121	9100	9120
	306	137	9100	9120
	306	153	9100	9120

TABLE 2.10(Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR

5264 TRANSISTOR STAR			64 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
LEFT SIDE	17	25	9100	9110
	17	41	9100	9110
	17	57	9100	9110
	17	73	9100	9110
	17	89	9100	9110
	17	105	9100	9110
	17	121	9100	9110
	17	137	9100	9110
	17	153	9100	9110
	17	169	9100	9110
	17	185	9100	9110
	17	201	9100	9110
	17	217	9100	9110
	17	233	9100	9110
BOTTOM	24	249	GND	GND
	39	249	9200	9210
	54	249	9200	9210
	69	249	9200	9210
	84	249	9200	9210
	99	249	9200	9210
	114	249	9200	9210

TABLE 2.10 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR

5264 TRANSISTOR STAR			64 PADS	
LOCATION	x	y	TYPE NUMBER IN PLACEOUT FILE	
			INPUT	OUTPUT
RIGHT SIDE	306	169	9100	9120
	306	185	9100	9120
	306	201	9100	9120
	306	217	9100	9120
	306	233	9100	9120

TABLE 210 (Continued). PAD LOCATIONS AND TYPES FOR LARGE STAR



## CHAPTER 3. RADIATION-HARD TRANSISTOR ARRAY

### A. INTRODUCTION

A radiation-hardened transistor array based on the Sandia silicon gate CMOS process was developed for NASA's Standard Transistor ARray (STAR) design system. The Sandia process is a p-well bulk CMOS process with the p-well surrounded by a p+ guardring diffusion. By extending the polysilicon gate and the thin oxide underneath, into this p+ guardring diffusion, any parasitic n-channel field channels are controlled. This guardring also serves to minimize the latch-up tendency created by the lateral pnp transistor in a high radiation environment<sup>[8]</sup>.

Standard cells developed by Sandia using this process have demonstrated a total dose radiation hardness of mid  $10^5$  rads (Si), a transient upset level of  $6 \times 10^8$  rads/sec., and an absence of latch-up at  $2 \times 10^9$  rad/sec.<sup>[9]</sup> This process should therefore provide integrated circuits that perform reliably in space or other radiation environments.

In addition to providing radiation hardness, the silicon gate process provides other very distinct advantages. Because polysilicon, in contrast to aluminum, can withstand high temperature processing steps, it can be applied and patterned before the source and drain diffusion steps. The diffusions are then self-aligned to the gate structure and the overlap of the gate over source and drain regions is then only the amount of the lateral diffusion. Since much of the high-temperature processing occurs prior to the  $n^+$  and  $p^+$  implant steps, the

diffusion depths can be minimal. Therefore a significant increase in switching speed is obtained due to a substantial decrease in the parasitic capacitances from gate to drain and source.

Even without a reduction in geometry, the silicon gate process provides an increase in circuit performance over metal gate. However, it does lend itself well to scaling. Since the junction depths can be much more shallow in silicon gate processing, the gate lengths can be made much shorter without punch through. This would provide an even greater increase in switching speeds.

## B. PROCESS DESCRIPTION

The flow for the Sandia silicon gate CMOS process is given in Table 3.1. The basic process, as obtained from Sandia, was modified by steps 8, 9, and 10, which represent the possible additional steps required for double-layer metal interconnections. The array will be preprocessed up to step 7, and custom masks generated for the remaining steps to realize a particular circuit design. A brief explanation of the processing as outlined by Gibbon<sup>[9]</sup> is given below.

An oxide layer of about 4000Å is thermally grown on an n-type silicon wafer of <100> orientation. Masking and etching define the p-well which is implanted with boron and driven in to 6-7 microns. The p<sup>+</sup> guardband, which encircles the p-well, is patterned and cut, and then diffused to a depth of about 2 microns with a diborane source.

All the oxide is then stripped away and a phosphorus implant is used to raise the field oxide thresholds in the p-channel regions above the maximum 14 volt operating voltage. A thermal oxide layer is

SANDIA PROCESS OUTLINE	
WITH MODIFICATIONS FOR DOUBLE LAYER METAL INTERCONNECTIONS	
15/90 MIN DRY/STEAM OXIDE, 1100°C	
MASK STEP 1:	<p>P-WELL PHOTOLITHOGRAPHY  15 MIN DRY OXIDE, 1100°C  P-WELL IMPLANT, <math>2 \times 10^{13}/\text{cm}^2</math>, BORON, 60 KEV  ETCH 4 MIN  8 HR DRIVE, 1200°C, 4 HR O<sub>2</sub>, 4 HR N<sub>2</sub></p>
MASK STEP 2:	<p>P+ GUARDBAND PHOTOLITHOGRAPHY  P+ PREDEP, 1050°C, 25 MIN  BORON GLASS CRACK, 900°C, 12 MIN  30 MIN DRY OXIDE, 1000°C  ETCH HYDROPHOBIC  STEAM OXIDE, 850°C, 30 MIN  V<sub>TH</sub> ADJUST, <math>2.5 \times 10^{12}/\text{cm}^2</math>, PHOSPHORUS  15/60 MIN, DRY/STEAM OXIDE, 1000°C  DEPOSIT 5.5 KÅ CVD OXIDE</p>
MASK STEP 3:	<p>GATE OXIDE REGION PHOTOLITHOGRAPHY  90 MIN DRY OXIDATION, 6000Å, 750°C  ETCH WAFER BACKS HYDROPHOBIC  900°C, PH<sub>3</sub> SOURCE, POLYSILICON DOPING, 60 MIN</p>
MASK STEP 4:	<p>POLYSILICON, PLASMA ETCHED  30 MIN, STEAM OXIDE, 850°C  ALUMINUM DEPOSITION, 10KÅ, 200°C SUBSTRATE</p>
MASK STEP 5:	<p>N+ IMPLANT MASK PHOTOLITHOGRAPHY  N+ IMPLANT, <math>5 \times 10^{15}/\text{cm}^2</math>, PHOSPHORUS, 150 KEV  N+ IMPLANT, <math>1 \times 10^{15}/\text{cm}^2</math>, PHOSPHORUS, 25 KEV  ETCH ALUMINUM  30 MIN DRY OXIDE, 600°C</p>

Table 3.1. Silicon Gate Process Outline

MASK STEP 6:	P+ IMPLANT PHOTOLITHOGRAPHY P+ IMPLANT, $1 \times 10^{15}/\text{cm}^2$ , BORON, 60 KEV 30 MIN STEAM OXIDE, 850°C DEPOSIT FIRST DIELECTRIC LAYER, 6KÅ, 950°C
MASK STEP 7:	CONTACT WINDOW PHOTOLITHOGRAPHY DEPOSIT 10KÅ ALUMINUM - 1% SILICON, 200°C
MASK STEP 8:	FIRST METAL PHOTOLITHOGRAPHY DEPOSIT SECOND DIELECTRIC LAYER, 6KÅ, 950°C
MASK STEP 9:	VIA WINDOW PHOTOLITHOGRAPHY DEPOSIT 10KÅ ALUMINUM - 1% SILICON, 200°C
MASK STEP 10:	SECOND METAL PHOTOLITHOGRAPHY 30 MIN SINTER, 450°C P-GLASS CAP DEPOSITION, 8KÅ
MASK STEP 11:	PAD OPENING PHOTOLITHOGRAPHY

Table 3.1 (Continued). Silicon Gate Process Outline

grown and an oxide is chemically vapor deposited (CVD) to produce a total field oxide thickness of 8500 Å.

The gate oxide regions are defined and etched and then oxidized to a thickness of 570 Å. Polycrystalline silicon is immediately deposited, doped in a phosphine furnace and patterned in a plasma etcher.

Phosphorus is implanted to form the source and drain region of the n-channel device. The p regions are formed by a boron implant. The first high-temperature CVD dielectric is then deposited to activate and diffuse the sources and drains. Contact windows are then defined and cut and the first layer of interconnect metal deposited.

The first custom mask patterns this first layer of metal, and the second high-temperature CVD oxide is deposited. VIA windows are defined by the second custom mask and etched. The second layer of interconnect metal is deposited, and the third custom mask is applied to pattern this metal. Following a 450°C sinter, a p-glass passivation layer is deposited and the final mask is used to create openings for the bonding pads.

### C. DESIGN RULES

The design rules used for the array design are given in Table 3.2. These rules were developed by Sandia in metric units (microns), and were converted to English units (mils) for compatibility with NASA's maskmaking facility. For convenience, dimensions in both units are shown on the table.

Some features of the design rules include a 0.2 mil (5.08 micron) minimum feature size and a 0.075 mil (1.905 micron) minimum alignment tolerance.

One of the design rules, 10.10.7, the minimum Vss and Vcc bus width, was violated in the silicon gate array design. The rule requires a 0.6 mil metal line width, while the STAR system only provides for 0.5 mil metal. Therefore this rule could not be adhered to without redesigning the STAR system.

The numbers associated with each of the design rules indicate the layer to layer relationship of the rule. The first of the three numbers corresponds to the current layer, while the second number determines the layer to which the rule is related. The third number indicates the occurrence of rules which are related to a common layer.

ORIGINAL PAGE 13  
OF POOR QUALITY

MASK	DESCRIPTION	NASA (MILS)	SANDIA (MICRONS)
LAYER 1:	P-WELL		
1.1.1	MINIMUM WIDTH	.2	5
1.1.2	MINIMUM SPACE	1.0	25
LAYER 2:	P+ GUARD-BAND		
2.2.1	MINIMUM WIDTH	.2	5
2.2.2	MINIMUM SPACE	.6	15
2.2.3	MINIMUM WIDTH AROUND WELL	.3	7
2.1.1	INSIDE EDGE OF GUARD BAND OVERLAP TO OUTSIDE OF P-WELL	0	0
LAYER 3:	THICK OXIDE (ALIGNED TO P+ GUARD-BAND)		
3.3.1	MINIMUM THICK OXIDE WIDTH	.3	7
3.3.2	MINIMUM THIN OXIDE SPACE	.3	8
3.3.3	MINIMUM SPACE (P+ TO P+)	.5	12
3.2.1	MINIMUM THIN OXIDE OVERLAP OF GUARD BAND EDGE	.2	5
3.2.2	MINIMUM THICK OXIDE TO GUARD BAND WHEN USED TO DEFINE N+	.325	8
3.2.3	MINIMUM THICK OXIDE TO GUARD BAND WHEN USED TO DEFINE P+ DRAIN	.65	17
3.2.4	SAME AS 3.2.3 EXCEPT P+ SOURCE	.5	13
3.1.1	MINIMUM THICK OXIDE TO P-WELL WHEN USED TO DEFINE P+ DRAIN	.85	21
3.1.2	SAME AS 3.1.1 EXCEPT P+ SOURCE	.675	17
3.3.3	MINIMUM THIN OXIDE TO SCRIBE LINE	2.0	50

Table 3.2. NASA Design Rules For Sandia Process

ORIGINAL PAGE IS  
OF POOR QUALITY

MASK	DESCRIPTION	NASA (MILS)	SANDIA (MICRONS)
LAYER 4:	POLY SILICON (ALIGNED TO THICK OXIDE)		
4.4.1	MINIMUM LINE	.25	6
4.4.2	MINIMUM SPACE	.25	6
4.4.2	MINIMUM PMOS GATE LENGTH	.25	5
4.4.3	MINIMUM NMOS GATE LENGTH	.2	8
4.3.1	MINIMUM POLY TO THICK OXIDE	.075	1
4.2.1	MINIMUM POLY TO GUARD BAND WHEN POLY DEFINES N+	.35	9
4.2.2	SAME AS 4.2.1 EXCEPT POLY DEFINES P+ DRAIN	.7	18
4.2.3	SAME AS 4.2.2 EXCEPT POLY DEFINES P+ SOURCE	.6	14
4.3.2	MINIMUM POLY GATE OVERLAP OF THICK OXIDE	.2	5
4.2.4	MINIMUM POLY OVERLAP OF GUARD RING	.25	6
4.1.1	MINIMUM POLY TO P-WELL WHEN POLY DEFINES P+ DRAIN	.9	22
4.1.2	SAME AS 4.1.1 EXCEPT POLY DEFINES P+ SOURCE	.7	18
LAYER 5:	N+ IMPLANT (ALIGNED TO THICK OXIDE)		
5.5.1	MINIMUM WIDTH	.2	5
5.5.2	MINIMUM SPACE	.2	6
5.2.1	MINIMUM N+ TO P+ GUARD	.4	10
LAYER 6:	P+ IMPLANT (ALIGNED TO THICK OXIDE)		
6.6.1	MINIMUM WIDTH	.2	5
6.6.2	MINIMUM SPACE	.5	12
6.2.1	MINIMUM P+ DRAIN TO P+ GUARD	.75	19
6.2.2	MINIMUM P+ SOURCE TO P+ GUARD @ VDD	.6	15
6.2.3	MINIMUM P+ DRAIN TO P+ GUARD @ VDD	.6	15
6.3.1	MINIMUM P+ TO THICK OXIDE WHICH DEFINES P+	.2	5
6.1.1	MINIMUM P+ TO P-WELL	.9	23
6.1.2	MINIMUM P+ TO P-WELL @ VDD	.75	19
6.5.1	MINIMUM P+ OVERLAP OF N+ FOR SHORTING	.05	1

Table 3.2 (Continued). NASA Design Rules For Sandia Process

ORIGINAL PAGE 13  
OF POOR QUALITY

MASK	DESCRIPTION	NASA (MILS)	SANDIA (MICRONS)
LAYER 7:	CONTACT (ALIGNED TO THICK OXIDE)		
7.7.1	MINIMUM CONTACT	.3 x .3	6 x 6
7.3.1	MINIMUM CONTACT INSIDE THICK OXIDE DIFFUSION	.2	11
7.4.1	MINIMUM CONTACT INSIDE POLY TO EDGE	.15	4
7.4.2	MINIMUM CONTACT OUTSIDE POLY TO EDGE	.2	
7.5.1	MINIMUM CONTACT INSIDE N+ DIFFUSION	.2	5
7.6.1	MINIMUM CONTACT INSIDE P+ DIFFUSION	.2	5
7.3.1	MINIMUM CONTACT FROM OXIDE STEP	.2	5
7.7.2	MINIMUM CONTACT FOR SHORT- ING OVERLAP DIFFUSIONS	.3	6
	MINIMUM P+ GUARD CONTACT	.3	7
LAYER 8:	METAL (ALIGNED TO CONTACT)		
8.8.1	MINIMUM METAL WIDTH	.5	8
8.8.2	MINIMUM METAL SPACE	.3	7
8.7.1	MINIMUM METAL CONTACT OVERLAP	.1	1
8.3.1	MINIMUM METAL TO SCRIBE LINE	2.0	50
LAYER 9:	VIA (ALIGNED TO FIRST METAL)		
9.9.1	MINIMUM VIA	.3 x .3	6 x 6
9.8.1	MINIMUM VIA INSIDE METAL	.1	1

Table 3.2 (Continued). NASA Design Rules For Sandia Process



MASK	DESCRIPTION	NASA (MILS)	SANDIA (MICRONS)
LAYER 10:	SECOND METAL (ALIGNED TO VIA)		
10.10.1	MINIMUM METAL WIDTH	.5	8
10.10.2	MINIMUM METAL SPACE	.3	7
10.9.1	MINIMUM METAL OVERLAP OF VIA	.1	1
10.3.1	MINIMUM BONDING PAD TO THIN OXIDE	1.5	40
10.10.3	MINIMUM BONDING PAD TO SECOND METAL	1.5	40
10.8.1	MINIMUM BONDING PAD TO FIRST METAL	1.5	40
10.10.4	MINIMUM UNBUFFERED PAD SPACING	8.5	220
10.10.5	MINIMUM BUFFERED PAD TO PAD SPACING	12.5	320
10.10.6	MINIMUM PAD SIZE	4 x 4	
10.10.7	MINIMUM VSS & VSS BUS WIDTH	.6	16
10.3.1	MINIMUM METAL TO SCRIBE LINE	2.0	50
10.11.1	PAD MASK INSIDE METAL PAD	.175	4

Table 3.2 (Continued). NASA Design Rules for Sandia Process

As an example, consider rule 3.2.1; the minimum thin oxide overlap of guard band edge. The number indicates that this rule refers to the third mask layer, that it is related to the second layer, and that this is the first occurrence of a rule relating the third mask layer to the second mask layer. Another example is rule 2.2.3; the minimum width of the  $p^+$  guardband around the p-well. This number denotes that the rule pertains to the second layer and does not relate to any other layer. It also indicates that it is the third in a group of rules relating to the same layer.

## D. ARRAY DESCRIPTION

The array is composed of alternating rows of P and N type devices, which are surrounded by multi-use pad cells. The array is designed around a common grid system, which was set at 0.8 mil, the same grid initially established by NASA for their metal gate CMOS array. The basic array element is shown in Figure 3.1, superimposed on the 0.8 mil grid structure.

By utilizing the established grid, compatibility with the existing software for placement and routing was ensured. Therefore only the first seven masks necessary to create the array, were required to be designed. These masks are shown in Figures 3.2-3.8. The initial array has been designed with 384 transistors; 16 rows with 24 transistors each. The metal interconnect lines remain at 0.5 mil wide, with 0.3 mil spacing and 0.3 mil VIAS. The metal masks are generated by the output of the routing program which remains unchanged.

Like the previous STAR arrays, the gates of the devices, source and drain contacts, and interconnection channels are organized with respect to the grid system to allow efficient local and global routing. In general, the vertical routing is done in the first layer of metal, and the horizontal routing is done in the second layer of metal. Three horizontal routing channels exist between the P and N devices that are used for local routing or to create logic cells. There are two horizontal global channels above and below the power buses to facilitate connection to other logic cells. In the vertical direction, a global channel exists one grid to the left of each gate. These possible routing channels are illustrated in Figure 3.9.




Figure 3.1. Basic Silicon Gate Array Element

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.2. Mask 1 P-Well Implant

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.3. Mask 3 P+ Guardband Diffusion

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.4. Mask 3 Thick Oxide

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.5. Mask 4 Poly-Silicon Gates

L

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.6. Mask 5 N+ Region Implant



ORIGINAL MASK IS  
OF POOR QUALITY




Figure 3.7. Mask 6 P+ Region Implant

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.8. Mask 7 Contacts

ORIGINAL PAGE IS  
OF POOR QUALITY




Figure 3.9. Local and Global Routing Channels

The multiple use pad cells which surround the array can, by proper placement of wiring segments during routing, be converted into input, output, or power pads. This array has 16 pads with space for two additional test pads.

1. Basic Array Element. As was illustrated in Figure 3.1, the basic array element consists of an n- and p-channel transistor pair. This element is duplicated in the horizontal direction, and mirrored about the power buses in the vertical direction.

To compensate for the difference in carrier mobilities, the p-channel device was designed to be larger than the n-channel device. Since the electron mobility in an n-channel transistor is over twice that of the hole mobility in a p-channel transistor, the p-channel device must have more than twice the area of the n-channel device to achieve the same ON resistance at the same operating conditions.

The n-channel device was designed with a gate length (L) of 0.2 mils (5.08 microns), and the p-channel device had an L of 0.25 mils (6.35 microns). The electrical effective channel lengths ( $\ell$ ) of the devices were determined by equation 3.1.

$$\ell = L - 2X_{\ell} \quad (3.1)$$

where L = drawn dimension

$X_{\ell}$  = lateral diffusion (80% of junction depth)

The junction depth of the n diffusion was given by Sandia as  $.6 \pm .1$  microns, while the p diffusion junction depth was given as  $.5 \pm .1$  microns. Therefore, the  $l$  of the n-channel was found to be 0.16 mils (4.12 microns) and the  $l$  of the p-channel was determined to be 0.22 mils (5.55 microns).

The channel width of the NMOS device was determined to be 3.8 mils (96.52 microns), and the PMOS device has a gate width of 5.75 mils (146.05 microns). It was determined that the corners of gates would not contribute significantly to the width, therefore half of the width of each corner was subtracted from the overall width of the gate.

a. Design rule considerations. By referring to Figure 3.1 and Table 3.2, several key design rule considerations can be illustrated. These rules not only apply to processing specifications, but must also be adhered to in order to ensure radiation-hardness.

Rule 2.2.3 from Table 3.2, states that the minimum width of the  $p^+$  guardband around the p-well be 0.3 mil, and rule 2.1.1 indicates that the  $p^+$  guardband must abut the p-well. From Figure 3.1 it can be seen that the guardband does touch the p-well and the minimum width is 0.3 mil.

Some rules which affected the design of the n-channel device, besides the minimum gate length, are 4.3.2 and 4.2.4. The former sets the minimum overlap of the thick oxide by the polysilicon gate at 0.2 mil. This dimension was exceeded by 0.3 mil. The latter rule states that the other end of the gate must overlap the guardring by at least 0.25 mil, which it does. The minimum gate lengths, which were used, are defined by rules 4.4.2 and 4.4.3.

b. Determination of model parameters. Sandia supplied most of the necessary SPICE2 model parameters, which were derived from data extracted from silicon gate test chips. Some of the parameters, however, such as the drain and source resistances of the array devices had to be determined.

Because of the meandering structure of the gates of the devices, the determination of the diffusion region resistances presented special problems. The solution chosen was to treat the transistors as many smaller transistors in parallel, while the source and drain areas were treated as matrices of resistors. The source and drain regions were gridded into squares and the resistance between any two points was determined by equation 3.2.

$$R = \rho \frac{l}{w} \quad (3.2)$$

where  $\rho$  = sheet resistivity of the material  
 $l$  = length of square in direction of current flow  
 $w$  = width of square

Therefore, because  $l$  usually equalled  $w$ , the resistance was simply the sheet resistivity, or some multiple or fraction thereof. This method is illustrated in Figure 3.10.

Computer simulations using SPICE2 were performed to determine the total current flowing in the paralleled devices. Simulations were then performed on devices of actual size connected as shown in Figure 3.11. When the current drawn by the actual size device matched the summed current of the smaller devices, the proper resistance was determined.




Figure 3.10. Gridding Method for determining current




Figure 3.11. Connection for determining diffusion area resistances

The source and drain resistances of the NMOS device were determined to be 25.5 ohms and 22 ohms, respectively. This is in line with the given  $n^+$  sheet resistivity of 20 ohms/square.

Since the sheet resistivity of the p-diffusion was much higher, 116 ohm/square, the source resistance of the PMOS device was correspondingly higher, at 113 ohms. However, because of the "fingers" of the drain region created by the meandering of the gate, the drain resistance was found to be very high at 725 ohms.

The junction capacitances were given in farads/cm<sup>2</sup> and had to be multiplied by the areas of the source and drain of the devices, in order to obtain the actual values. To determine the total area of diffusion regions, the perimeter areas of the diffusions also had to be taken into account. Since the perimeter of the diffusion approximates one-quarter the circumference of a circle, the total area could be calculated by multiplying it by the length. This is illustrated in Equation 3.3.

$$A_p = \frac{1}{4} (2\pi r)L \quad (3.3)$$

where

$r$  = 90% of the junction depth

$L$  = length of diffusion perimeter

For the PMOS device the perimeter areas of the source and drain diffusions were  $4.3\mu^2$  and  $8.5\mu^2$ , respectively. The total area of the source was then  $952.3\mu^2$ , while the total area of the drain was  $1008.5\mu^2$ .



The perimeter area of the n-channel source was found to be  $5.2\mu^2$  and the perimeter drain area was  $5.5\mu^2$ . The total n-channel source area was  $627.8\mu^2$  and the drain area increased to  $1118.4\mu^2$ .

The given junction capacitances were  $9.17 \times 10^{-9}$  F/cm<sup>2</sup> for PMOS device and  $7.10 \times 10^{-8}$  F/cm<sup>2</sup> for the NMOS device. The actual capacitance values obtained for the array devices are shown in Table 4.2 with the rest of the SPICE2 model parameters used. These parameters were then used to obtain the dynamic performance data of logic cells implemented with the silicon gate array.

2. Periphery. The periphery of the silicon gate array consists of the multiple use pad cells and the power buses. The silicon gate pad cells were designed similar to the pad cells of the metal gate array. Again, this was done to ensure compatibility with the metal interconnection routes.

The areas of the input protection diodes were increased. These protect the gate oxide of the array elements against rupture resulting from an excess electrostatic charge. Increasing the areas of these diodes enable them to handle more charge before breakdown occurs, thus providing further protection for the array elements. This is an important feature since the gate oxide of the silicon gate devices is thinner than that of the metal gate devices.

Figures 3.12 and 3.13 illustrate a typical input pad and a typical output pad, respectively. All of the discussion pertaining to the metal gate pad cells apply to these pad cells as well. The STAR power structure was unchanged.




Figure 3.12(a). Silicon Gate Input Pad Schematic




Figure 3.12(b). Silicon Gate Input Pad Layout




Figure 3.13(a). Silicon Gate Output Pad Schematic




Figure 3.13(b). Silicon Gate Output Pad Layout

## E. LOGIC CELLS

The silicon gate library of logic cells is a duplication of the present metal gate Standard Cell Library that was discussed in section 2.B.2. This library contains all of the building blocks necessary for normal digital logic design, however, new cells can be created and added. All of the discussion presented in Chapter 2 on the metal gate cells applies to the silicon gate cells as well.

The fact that the silicon gate array was designed around the same grid system and metal interconnect structure as the metal gate array allowed exact duplication of the logic cells. Therefore the silicon gate cells were given the same numbers as their counterpart metal gate cells, and can be displayed in the same manner.

When designing with the silicon gate cells the same considerations must be taken into account as in section 2.B.5. The only difference is that the input capacitance of the silicon gate cells is higher. This is of no concern, however, since normalized values are used in the delay calculations.

The division of the logic cells into four groups according to drive capability is still valid, but the drive capability, along with the speed, has increased significantly.

- . Group I cells are characterized by those circuits implemented with transmission gate logic. Cells in this group have no drive capability of their own. Each cell may be considered to be a relay circuit that has a finite conducting resistance and an infinite "off" resistance.

- . Group II cells are characterized by output circuitry implemented with standard size nonbuffered transistors. This group comprises the bulk of the standard cell family. Generally these cells should be used when their total output load is less than 18 pF. Otherwise they should be followed with a buffering circuit.
- . Group III cells feature output transistors roughly three times as large (powerful) as those of Group II. These cells should be used when their total output load is less than 56 pF but greater than 18 pF.
- . Group IV presently contains only one cell. This cell serves as a buffer for all loads greater than 56 pF.

The flip-flops consist of two levels of logic and require two clock transistions to transfer the data from input to output. However, the flip-flops implemented in silicon gate technology require a shorter setup time, and will therefore operate at a higher frequency than their metal gate counterparts. The minimum values given for the pulse widths are for a five volt supply and a single load. The minimum clock pulse widths for loading have decreased to 25 ns. The setup time for the data to be valid has also decreased to 25 ns. This is true for all the flip-flops.

Table 2.1 lists all of the present cells in the library, their width, implementation, and drive group. The descriptions of the metal gate cells in section 2.B.6 still pertain to the silicon gate cells

if it is remembered that the drive capability has increased by a factor of 2.23, and that the flip-flops can operate faster. Although not recorded, it was observed that the inverting outputs of the flip-flops were faster than the noninverting outputs. This may be of concern when designing with flip-flops.

## CHAPTER 4. STAR-CELL SIMULATION

### A. INTRODUCTION

This chapter briefly describes how the dynamic performance data for the metal gate and silicon gate logic cells were obtained and the circuit simulation programs used. Tables are included which list all of the device model parameters used in the simulation programs.

### B. PROGRAM AND MODEL CHOICES

The circuit simulation program SPICE1 was used to obtain the dynamic response of the metal gate cells. An updated version of it, SPICE2, later became available and was used for simulation of the silicon gate cells. Both versions have the capability to handle nonlinear transient analysis and the same models were used to ensure similar results. The physical parameters used for the metal gate cells were derived from NASA process specification dated January 22, 1980. The silicon gate models used were taken for the Sandia version 1 nominal model parameters dated June 10, 1980.

The MOSFET model used in SPICE is very similar to the model proposed by Shichman and Hodges<sup>[10]</sup>. It includes a representation of the effect of substrate bias on threshold voltage and the channel length modulation effect.

The SPICE device models, as used, provide an adequate d.c. representation of MOSFET devices without excessive complexity as long as the MOSFET devices are not in the short-channel region of operation.

1. Metal Gate. The parameters used in the SPICE1 program for the metal gate STAR cells are shown in Table 4.1.

<u>PARAMETER</u>	<u>NMOS</u>	<u>UNITS</u>	<u>PMOS</u>
V <sub>TO</sub>	1.07	Volts	-1.26
$\phi$	.71	Volts	- .58
$\beta$	$45.3 \times 10^{-6}$	A/Volts <sup>2</sup>	$-22.1 \times 10^{-6}$
$\gamma$	1.61	Volts <sup>1/2</sup>	-.43
R <sub>D</sub>	10	$\Omega$	20
R <sub>S</sub>	10	$\Omega$	20
C <sub>GS</sub>	.1	pf	.1
C <sub>GD</sub>	.1	pf	.1
C <sub>GB</sub>	.0	pf	.1
C <sub>BD</sub>	.2463	pf	.0681
C <sub>BS</sub>	.2463	pf	.0681
FB = $\phi_B = \chi_0$	.7288	Volts	-.6178
I <sub>S</sub>	$10^{-14}$	Amps	$10^{-14}$

Table 4.1 SPICE Model Parameters for Metal Gate STAR



PARAMETER	DESCRIPTION	PMOS	NMOS
VT0	Extrapolated Zero-Bias Threshold Voltage	-1.622	0.9338
KP	Intrinsic Transconductance Parameter	1.245E-5	4.817E-5
GAMMA	Bulk Threshold Parameter	0.3185	1.388
PHI	Surface Potential at Strong Inversion	0.5828	0.7351
UEXP	Critical Field Exponent for the Surface Mobility Degradation Formula	0.3061	0.2687
UCRIT	Critical Field for Mobility Degradation	1.39E5	1.89E5
LAMBDA	Channel-Length Modulation Parameter	0.005	0.01
CBD	Zero-Bias Body to Drain Junction Capacitance	9.24E-14	7.95E-13
CBS	Zero-Bias Body to Source Junction Capacitance	8.73E-14	4.45E-13
PB	Bulk Junction Potential	0.9	0.9
RD	Drain Ohmic Resistance	113	22.0
TOX	Oxide Thickness	5.67E-6	25.5
JS	Reverse Current Density of the Drain or Source Junction	1.94E-10	5.67E-6
UTRA	Transverse Field Coefficient for the Empirical Mobility Degradation Formula		2.0

Table 4.2. SPICE 2 Model Parameters for Silicon Gate STAR

2. Silicon Gate. The parameters used in the SPICE2 program for the silicon gate STAR cells are listed in Table 4.2

## C. CIRCUIT SIMULATION

1. Description of SPICE. SPICE, the program chosen for use, is a general purpose simulation program for integrated circuits. It contains the three basic analysis capabilities which provide the bulk of information of a circuit's performance: a) non-linear d.c. analysis, with the provision of "stepping" an input source to obtain a set of static transfer curves, b) small-signal, sinusoidal steady-state analysis, and c) nonlinear, time-domain transient analysis.

Built-in models are included for the most common semiconductor devices: diodes, bipolar junction transistors (BJT's), junction field-effect transistors (JFET's), and metal-oxide-semiconductor field-effect transistors (MOSFET's). The BJT models are based on the model of either Gummel-Poon or Ebers-Moll, and the models for the FET's are derived from the formulations of Shichman and Hodges.

Three MOSFET models are implemented in SPICE2. The most simple model was used in order to be compatible with the model in SPICE1, and thus provide a more valid comparison of the dynamic data. [11,12]

2. Procedure for Generating Dynamic Data. Each standard cell was analyzed with a capacitive load which approximates the gate capacitance of the load and the stray capacitance of the metal interconnections. A unit load, or fan-out of 1, is defined as 0.56 pf, for the metal gate cells and 1.25 pf for the silicon gate cells. Therefore additional fan-outs are just multiples of these values.

The input signal to the circuits during the generation of the dynamic data was the output of an inverter stage which acted as a buffer against the programmed input pulse. Therefore this buffer minimizes the effect of the transition time of the input of the dynamic data. Figure 4.1 illustrates the circuit configuration used to test the logic cells.

From experimental simulations at fan-outs ranging from 1 to 8, it was found that the transition times and propagation delays were approximately linear. Therefore only fan-outs of 1 and 8 at supply voltages of 4,5,6, and 10 volts d.c. were used in all subsequent simulations. The data obtained from these simulations is shown in Table 4.3 for the metal gate cells and in Table 4.4 for the silicon gate cells.

From plotting this data over the operation voltage range it was found that a power curve of the form

$$y = ax^b$$

provided an almost exact fit, where  $a$  and  $b$  are of the form

$$a = \exp \left[ \frac{\sum \ln y_i}{n} - b \frac{\sum \ln x_i}{n} \right]$$

$$b = \frac{\sum (\ln x_i)(\ln y_i) - \frac{(\sum \ln x_i)(\sum \ln y_i)}{n}}{\sum (\ln x_i)^2 - \frac{(\sum \ln x_i)^2}{n}}$$

and  $x$  is the value being used for  $V_{DD}$ .

ORIGINAL PAGE IS  
OF POOR QUALITY





Figure 4.1 SPICE Input Circuit Configuration

(b) CIRCUIT SCHEMATIC



The equations describing the dynamic performance curves shown in the Appendix are given in Tables 4.5 and 4.6 for the metal and silicon gate cells, respectively with  $v$  substituted for  $x$ .

Therefore, it is seen that the dynamic performance data can be obtained in three ways. The values can be read directly from the curves, or for more precise values, the equations in Tables 4.5 or 4.6 can be utilized. However, if a  $V_{DD}$  of 4, 5, 6 or 10 volts was used the corresponding values can be found directly from Tables 4.3 or 4.4.

CELL	V <sub>DD</sub>	MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
		T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OHL</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1120	4	41.4	30.2	16.6	6.2	42.3	15.0	15.0	2.8
	5	29.1	20.9	11.6	4.8	37.6	10.4	8.4	2.2
	6	22.6	16.0	9.4	3.6	26.4	7.8	5.6	2.0
	10	10.0	8.4	5.7	1.8	11.3	3.8	4.4	.8
1130	4	105.1	46.1	24.5	6.4	71.9	22.8	16.0	2.8
	5	71.3	31.8	15.4	5.0	49.6	14.6	11.6	2.0
	6	39.9	26.7	12.4	3.6	36.0	11.2	8.7	1.8
	10	26.0	12.6	4.1	2.2	17.0	5.6	7.9	.1
1140	4	146.1	61.5	24.1	6.9	104.7	29.8	15.9	2.9
	5	98.3	43.0	17.6	4.8	69.7	20.0	10.6	2.0
	6	73.3	33.2	12.1	4.1	51.3	15.0	8.9	1.5
	10	35.9	16.9	6.3	2.4	23.6	7.6	3.4	.8
1220	4	26.1	13.9	26.3	15.0	23.4	6.4	21.4	7.8
	5	18.0	9.8	18.3	10.8	14.7	4.6	11.9	5.7
	6	14.7	7.4	13.0	8.4	10.6	3.6	9.9	4.3
	10	7.1	4.1	6.9	4.3	4.7	1.8	5.6	2.0
1230	4	35.1	13.9	45.9	23.9	26.1	6.9	36.0	12.6
	5	25.1	9.7	33.0	16.8	17.7	4.6	23.9	8.6
	6	19.6	7.6	24.6	13.2	12.4	3.6	18.1	6.9
	10	10.3	3.8	13.8	6.6	5.6	2.0	8.7	3.2
1240	4	42.3	14.1	72.0	32.8	28.9	7.1	55.7	17.2
	5	30.9	10.0	51.4	23.2	19.6	4.8	37.3	12.2
	6	24.7	7.4	39.3	17.8	14.4	3.6	28.6	9.0
	10	13.1	4.1	19.3	9.4	6.6	2.0	13.9	4.3

Table 4.3. Metal Gate Dynamic Performance Data

ORIGINAL PAGE IS  
OF POOR QUALITY

CELL	V <sub>DD</sub>	MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
		T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OLH</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1300	4	24.0	19.2	16.1	6.8	16.1	9.6	14.0	4.2
	5	16.5	14.2	13.2	5.5	12.3	7.1	9.5	3.3
	6	11.1	11.0	11.9	4.4	9.1	4.0	5.1	2.6
	10	5.1	5.4	5.3	2.4	4.4	2.2	3.7	.4
1310	4	14.0	7.0	13.6	3.4	13.3	3.8	11.3	2.4
	5	10.6	4.8	13.7	1.8	9.3	2.4	7.9	1.6
	6	7.3	3.8	7.4	2.2	6.7	1.8	5.0	1.4
	10	4.9	1.5	4.3	1.0	2.3	1.0	2.4	.8
1330	4	48.0	27.0	28.6	14.6	12.0	7.8	11.6	6.2
	5	31.6	17.4	20.3	12.1	8.2	5.6	7.6	4.8
	6	23.7	14.4	14.1	8.2	5.4	3.6	4.7	3.2
	10	12.9	7.2	10.6	3.4	1.7	1.8	3.1	1.2
1360	4	21.0	2.8	30.0	1.4	19.7	1.8	15.7	1.8
	5	15.7	1.8	22.4	.8	13.1	1.2	8.0	1.4
	6	13.3	1.0	17.6	.6	8.3	1.0	5.3	1.0
	10	7.4	.8	10.7	.4	4.9	.1	.6	.6
1520	4	17.4	3.6	22.7	1.8	17.4	2.2	14.7	1.8
	5	13.3	2.4	16.1	1.2	10.9	1.6	9.7	1.4
	6	10.7	1.8	13.4	.8	8.7	1.8	5.3	1.0
	10	6.4	.8	7.6	.6	3.7	.4	1.4	.8
1620	4	18.0	13.4	12.7	6.0	42.9	7.1	30.4	3.6
	5	12.0	9.8	8.9	4.4	27.3	5.2	20.1	2.6
	6	9.7	7.4	7.7	3.2	21.4	3.6	15.7	1.8
	10	5.3	3.8	4.7	1.8	9.7	1.8	6.1	1.3

Table 4.3(Continued). Metal Gate Dynamic Performance Data

CELL	V <sub>DD</sub>	MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
		T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OHL</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1630	4	23.3	13.6	12.6	6.2	59.3	8.0	33.1	4.1
	5	17.3	9.4	8.9	6.2	39.1	5.4	22.1	2.6
	6	12.9	7.1	7.7	3.2	29.1	4.1	16.6	2.0
	10	7.3	3.8	4.7	1.8	13.6	2.0	7.4	.8
1640	4	28.9	14.1	12.4	6.4	77.7	8.8	33.0	4.2
	5	19.9	10.0	8.6	4.8	51.7	6.0	23.1	2.6
	6	16.6	7.6	7.4	3.6	37.9	4.3	17.6	2.0
	10	9.1	4.1	5.9	1.5	17.4	2.2	8.4	.8
1720	4	13.1	13.9	19.3	6.6	30.1	6.9	54.4	5.0
	5	9.0	9.8	13.6	4.8	19.6	4.8	35.6	3.4
	6	6.6	7.6	10.3	3.8	14.4	3.6	27.3	2.4
	10	4.3	3.8	6.7	1.8	6.7	1.8	9.7	1.8
1730	4	25.4	19.0	31.4	13.4	44.4	9.2	115.3	9.4
	5	18.3	14.1	25.0	8.1	30.6	7.2	70.0	6.1
	6	12.4	10.6	21.7	6.0	21.4	5.0	57.3	3.8
	10	7.1	5.4	11.9	3.0	9.0	2.8	35.6	2.0
1740	4	26.0	19.6	47.3	10.8	45.0	7.0	152.7	9.8
	5	19.4	15.0	34.6	8.1	37.1	5.3	123.6	7.1
	6	13.4	10.6	27.1	6.8	22.3	4.2	73.6	4.3
	10	7.1	5.4	14.9	3.0	10.1	2.8	32.9	3.1
1820	4	99.1	48.8	69.4	14.8	63.7	14.4	57.3	6.7
	5	76.9	21.2	47.7	11.8	40.3	9.4	35.3	6.5
	6	58.3	16.4	36.3	10.8	32.0	7.0	28.1	4.0
	10	19.4	13.2	21.0	4.2	23.4	3.6	13.6	2.0

Table 4.3 (Continued). Metal Gate Dynamic Performance Data



CELL	V <sub>DD</sub>	MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
		T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OHL</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1830	4	26.4	10.6	30.7	10.2	61.3	17.8	84.0	20.6
	5	18.3	7.2	25.4	7.1	40.8	12.1	48.9	13.3
	6	15.9	5.8	19.0	5.6	30.7	10.2	36.7	10.2
	10	8.9	3.0	12.1	2.6	12.0	4.2	17.1	5.4
1900	4	79.6	27.2	68.6	11.8	79.1	15.2	57.0	8.4
	5	65.3	17.8	51.4	10.6	39.7	10.2	30.9	5.8
	6	53.3	16.4	43.7	7.4	28.6	7.6	21.9	4.4
	10	27.9	8.6	24.6	3.4	15.4	3.6	10.6	2.0
1910	4	141.1	33.4	83.0	18.2	72.4	21.8	165.0	7.0
	5	76.9	21.2	47.6	10.4	33.0	16.4	98.2	5.4
	6	63.6	14.6	36.4	7.8	29.9	7.2	73.4	3.6
	10	31.3	8.0	18.9	4.4	13.7	4.6	42.9	1.6
1920	4	110.1	30.6	72.0	18.2	57.7	14.4	155.0	7.0
	5	76.7	21.4	57.9	10.0	42.5	10.3	105.1	5.2
	6	58.4	16.2	45.0	8.4	28.6	7.6	74.4	3.6
	10	29.1	7.8	25.3	3.8	13.7	4.6	43.9	1.6
2310	4	40.3	30.4	28.3	13.6	32.7	14.4	23.0	7.0
	5	25.9	19.8	20.9	10.0	23.3	12.2	13.0	4.2
	6	20.4	14.8	15.6	7.6	16.3	6.6	10.3	3.8
	10	11.0	8.4	9.3	3.8	7.4	3.6	4.7	1.8

Table 4.3 (Continued). Metal Gate Dynamic Performance Data

		MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
CELL	V <sub>DD</sub>	T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OHL</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1120	4	15.7	19.3	2.6	1.4	8.7	9.3	3.6	.4
	5	10.7	14.3	2.0	1.0	6.4	6.6	1.4	.6
	6	9.3	11.7	1.0	.9	4.9	5.1	.6	.4
	10	5.4	8.6	1.0	1.0	1.7	3.3	.9	.1
1130	4	45.1	28.9	3.6	1.4	28.7	14.3	3.6	.4
	5	30.7	21.3	2.9	1.1	18.0	10.0	1.6	.4
	6	23.3	17.7	2.1	.9	14.3	7.7	.9	.4
	10	15.0	13.0	1.9	.8	7.1	4.9	.6	.1
1140	4	59.9	38.8	3.1	1.9	35.8	19.8	3.6	.4
	5	42.9	27.1	1.9	2.1	24.9	13.1	1.7	.3
	6	44.0	22.0	2.0	1.0	8.6	16.3	1.0	.1
	10	20.9	17.1	2.1	.9	9.4	6.6	1.0	.1
1220	4	10.4	9.6	3.7	3.3	8.3	4.7	3.4	1.6
	5	6.9	7.1	2.4	2.6	4.6	3.4	1.9	1.1
	6	5.7	6.3	3.1	1.9	4.4	2.6	1.3	.7
	10	3.4	4.6	1.9	2.1	1.3	1.7	.6	.4
1230	4	13.4	9.6	5.6	5.4	10.1	4.9	5.0	2.0
	5	9.9	7.1	4.4	3.6	6.9	3.1	3.7	1.3
	6	7.0	6.0	3.9	3.1	5.4	2.6	1.4	1.6
	10	5.7	4.3	3.7	3.3	2.3	1.7	.1	.9
1240	4	17.6	9.4	8.9	7.1	11.9	4.9	6.7	3.3
	5	13.0	7.0	7.3	4.7	8.6	3.4	5.0	2.0
	6	11.3	5.7	5.1	3.9	5.1	2.9	3.6	1.4
	10	6.6	4.4	6.7	4.3	3.3	1.7	2.1	.6

Table 4.4. Silicon Gate Dynamic Performance Data

MEASURED TRANSITION DELAYS						MEASURED PROPAGATION DELAYS			
CELL	V <sub>DD</sub>	T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OLH</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1300	4	4.9	11.1	1.3	1.7	4.4	4.6	2.3	.7
	5	4.7	7.3	3.0	1.0	3.9	3.1	1.6	.4
	6	4.0	6.0	1.1	.9	1.3	2.7	.6	.4
	10	1.4	4.6	1.0	1.0	1.4	1.6	.7	.3
1310	4	3.1	4.9	2.3	.7	1.7	2.3	1.6	.4
	5	2.6	3.8	1.4	.6	1.4	1.6	.7	.3
	6	1.8	2.9	.8	.5	.7	1.3	.6	.2
	10	.9	2.1	.4	.4	.3	.7	.5	.1
1330	4	23.9	7.8	4.9	1.1	11.3	3.7	2.3	1.0
	5	11.9	12.1	2.4	2.6	8.0	1.0	1.3	.9
	6	10.0	10.0	2.0	2.0	4.0	3.0	1.0	.7
	10	9.4	3.6	3.1	.9	1.4	1.6	.7	.3
1360	4	3.4	1.6	1.9	.1	2.3	.7	1.9	.1
	5	3.0	1.0	1.9	.1	1.6	.4	.9	.1
	6	3.3	.7	1.9	.1	1.7	.3	1.0	.1
	10	1.3	.7	.9	.1	.9	.1	1.0	.1
1520	4	4.7	2.3	2.9	.1	3.0	1.0	1.7	.3
	5	3.4	1.6	1.9	.1	1.1	.9	.9	.1
	6	2.9	1.1	1.9	.1	1.7	.3	1.0	.1
	10	.9	1.1	.9	.1	.7	.3	1.0	.1
1620	4	4.4	9.6	2.7	1.3	5.3	4.7	4.4	.6
	5	2.7	7.3	2.0	1.0	3.9	3.1	2.4	.6
	6	2.3	5.7	1.1	.9	2.7	2.3	.9	.1
	10	1.7	4.3	1.1	.9	.4	1.6	.7	.3

Table 4.4 (Continued). Silicon Gate Dynamic Performance Data

		MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
CELL	V <sub>DD</sub>	T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OHL</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1630	4	4.8	9.7	2.6	1.4	5.8	4.9	4.4	.6
	5	3.6	6.4	2.0	1.0	4.4	2.6	2.4	.6
	6	5.6	2.4	2.1	.9	2.3	2.7	1.4	.6
	10	1.6	4.4	1.1	.9	.3	1.7	.9	.1
1640	4	12.0	8.8	2.6	1.4	7.3	4.7	4.3	.7
	5	4.0	7.0	2.0	1.2	4.7	3.3	2.6	.4
	6	3.1	5.9	2.0	1.1	3.1	2.9	1.4	.6
	10	1.6	4.4	1.0	1.0	.3	1.7	.7	.3
1720	4	4.4	8.6	4.7	1.3	5.3	4.7	11.0	1.0
	5	3.5	7.0	4.1	1.1	2.6	3.4	7.3	.8
	6	1.6	6.1	2.1	1.0	2.4	2.6	4.3	.7
	10	1.2	4.1	1.9	.9	.3	1.7	2.7	.3
1730	4	4.4	9.6	6.1	1.9	6.3	4.7	19.3	1.7
	5	5.0	7.0	5.9	1.1	3.7	3.3	12.9	1.1
	6	2.0	6.0	6.1	.9	2.3	2.7	9.1	.9
	10	1.7	4.3	3.3	.7	.3	1.7	4.6	.4
1740	4	5.0	10.0	12.0	2.0	8.3	4.7	39.1	1.9
	5	5.7	7.3	8.6	1.4	5.7	3.3	24.6	1.4
	6	4.0	6.0	6.9	1.1	4.4	2.6	18.0	1.0
	10	2.9	4.1	4.4	.6	2.3	1.7	8.4	.6
1820	4	16.4	18.6	8.9	3.1	11.0	9.0	10.3	1.7
	5	10.7	14.3	6.7	2.3	7.4	6.6	7.7	1.3
	6	8.1	11.9	6.3	1.7	5.9	5.1	7.0	1.0
	10	3.3	9.7	7.3	.7	2.9	3.1	1.6	.4

Table 4.4 (Continued). Silicon Gate Dynamic Performance Data

		MEASURED TRANSITION DELAYS				MEASURED PROPAGATION DELAYS			
CELL	V <sub>DD</sub>	T <sub>OR</sub>	T <sub>1R</sub>	T <sub>OF</sub>	T <sub>1F</sub>	T <sub>OLH</sub>	T <sub>1LH</sub>	T <sub>OHL</sub>	T <sub>1HL</sub>
1830	4	4.6	2.4	5.4	1.6	6.7	2.3	15.3	4.7
	5	3.3	1.7	3.7	1.3	4.3	1.7	9.9	3.1
	6	3.7	1.3	2.9	1.1	2.6	1.4	6.6	2.4
	10	2.1	.9	2.3	.7	1.1	.9	2.4	1.6
1900	4	16.3	17.7	6.9	3.3	30.0	7.0	6.6	1.4
	5	10.7	14.3	3.4	2.6	6.3	6.7	4.6	1.4
	6	9.1	11.9	4.1	1.9	4.9	5.1	3.0	1.0
	10	4.7	8.3	1.7	1.3	1.7	3.3	1.3	.7
1910	4	17.4	17.9	6.7	3.3	11.6	9.4	7.1	1.9
	5	10.7	14.3	4.4	2.6	6.4	6.6	3.6	1.4
	6	9.3	11.7	5.1	1.9	4.9	5.1	3.0	1.0
	10	4.9	8.1	2.9	1.1	.4	3.6	1.4	.6
1920	4	29.0	17.0	19.3	1.7	10.6	9.4	4.9	2.1
	5	20.3	14.7	11.4	1.6	6.4	6.6	3.6	1.4
	6	7.1	13.9	12.1	.9	4.7	5.3	3.0	1.0
	10	3.4	9.6	11.9	.1	2.7	3.3	1.4	.6
2310	4	12.7	19.3	3.7	3.3	7.4	9.6	2.7	1.3
	5	9.9	14.1	2.6	2.4	4.0	7.0	2.0	1.0
	6	7.3	11.7	2.0	2.0	3.9	5.1	1.3	.7
	10	3.7	8.3	2.0	1.0	1.7	3.3	.6	.4

Table 4.4 (Continued). Silicon Gate Dynamic Performance Data

CELL NO.	PROPAGATION DELAY EQUATIONS			
	$T_{OLH} =$	$T_{ILH} =$	$T_{OHL} =$	$T_{IHL} =$
1120	$380.44(v)^{-1.51}$	$115.49(v)^{-1.49}$	$69.26(v)^{-1.26}$	$20.48(v)^{-1.38}$
1130	$620.11(v)^{-1.57}$	$171.33(v)^{-1.50}$	$38.71(v)^{-0.73}$	$789.44(v)^{-3.76}$
1140	$950.29(v)^{-1.61}$	$219.01(v)^{-1.47}$	$162.67(v)^{-1.67}$	$19.04(v)^{-1.39}$
1220	$244.79(v)^{-1.73}$	$42.70(v)^{-1.38}$	$125.31(v)^{-1.38}$	$62.18(v)^{-1.49}$
1230	$261.80(v)^{-1.68}$	$40.26(v)^{-1.32}$	$288.74(v)^{-1.53}$	$96.11(v)^{-1.48}$
1240	$261.19(v)^{-1.60}$	$43.95(v)^{-1.36}$	$426.39(v)^{-1.46}$	$138.53(v)^{-1.51}$
1300	$119.49(v)^{-1.43}$	$90.20(v)^{-1.64}$	$92.05(v)^{-1.45}$	$217.77(v)^{-2.66}$
1310	$204.41(v)^{-1.94}$	$24.75(v)^{-1.42}$	$117.12(v)^{-1.70}$	$11.10(v)^{-1.15}$
1330	$253.97(v)^{-2.16}$	$71.77(v)^{-1.62}$	$73.84(v)^{-1.42}$	$85.43(v)^{-1.11}$
1360	$145.63(v)^{-1.50}$	$209.62(v)^{-3.23}$	$2596.99(v)^{-3.59}$	$9.45(v)^{-1.21}$
1520	$166.88(v)^{-1.66}$	$34.82(v)^{-1.87}$	$594.29(v)^{-2.62}$	$5.62(v)^{-0.88}$
1620	$373.27(v)^{-1.59}$	$57.04(v)^{-1.51}$	$341.48(v)^{-1.74}$	$15.05(v)^{-1.09}$
1630	$517.41(v)^{-1.59}$	$61.45(v)^{-1.50}$	$306.95(v)^{-1.62}$	$46.22(v)^{-1.75}$
1640	$712.72(v)^{-1.62}$	$67.63(v)^{-1.50}$	$255.16(v)^{-1.49}$	$48.21(v)^{-1.78}$
1720	$272.93(v)^{-1.62}$	$50.56(v)^{-1.46}$	$745.68(v)^{-1.88}$	$19.79(v)^{-1.08}$
1730	$501.84(v)^{-1.75}$	$57.04(v)^{-1.32}$	$993.90(v)^{-1.60}$	$89.51(v)^{-1.68}$
1740	$458.07(v)^{-1.69}$	$26.18(v)^{-0.99}$	$1781.60(v)^{-1.74}$	$50.99(v)^{-1.25}$
1820	$229.87(v)^{-1.03}$	$106.40(v)^{-1.49}$	$442.54(v)^{-1.53}$	$52.86(v)^{-1.41}$
1830	$720.34(v)^{-1.78}$	$155.74(v)^{-1.56}$	$797.89(v)^{-1.69}$	$138.83(v)^{-1.43}$
1900	$691.13(v)^{-1.69}$	$127.51(v)^{-1.56}$	$585.29(v)^{-1.77}$	$72.17(v)^{-1.56}$
1910	$631.13(v)^{-1.69}$	$231.70(v)^{-1.75}$	$1030.74(v)^{-1.41}$	$71.16(v)^{-1.65}$
1920	$522.35(v)^{-1.59}$	$75.17(v)^{-1.23}$	$943.37(v)^{-1.36}$	$68.83(v)^{-1.63}$
2310	$313.85(v)^{-1.63}$	$132.55(v)^{-1.58}$	$212.32(v)^{-1.67}$	$46.53(v)^{-1.42}$

Table 4.5 (Continued). Metal Gate Dynamic Performance  
Curve Equations

CELL NO.	OUTPUT DELAY EQUATIONS			
	$T_{OR} =$	$T_{IR} =$	$T_{OF} =$	$T_{IF} =$
1120	$354.61(v)^{-1.55}$	$196.74(v)^{-1.38}$	$75.44(v)^{-1.14}$	$41.94(v)^{-1.37}$
1130	$784.09(v)^{-1.52}$	$313.95(v)^{-1.40}$	$363.98(v)^{-1.94}$	$31.99(v)^{-1.17}$
1140	$1150.20(v)^{-1.52}$	$414.59(v)^{-1.40}$	$182.42(v)^{-1.47}$	$30.77(v)^{-1.12}$
1220	$178.36(v)^{-1.40}$	$82.86(v)^{-1.32}$	$189.00(v)^{-1.45}$	$96.76(v)^{-1.36}$
1230	$215.66(v)^{-1.33}$	$94.63(v)^{-1.40}$	$269.26(v)^{-1.30}$	$161.09(v)^{-1.39}$
1240	$242.17(v)^{-1.27}$	$86.49(v)^{-1.34}$	$518.04(v)^{-1.43}$	$207.26(v)^{-1.35}$
1300	$246.77(v)^{-1.70}$	$131.80(v)^{-1.39}$	$95.26(v)^{-1.23}$	$34.25(v)^{-1.15}$
1310	$65.02(v)^{-1.16}$	$72.75(v)^{-1.68}$	$98.36(v)^{-1.36}$	$16.37(v)^{-1.21}$
1330	$314.46(v)^{-1.40}$	$178.44(v)^{-1.40}$	$112.04(v)^{-1.06}$	$155.26(v)^{-1.65}$
1360	$98.58(v)^{-1.13}$	$15.20(v)^{-1.34}$	$135.80(v)^{-1.11}$	$7.07(v)^{-1.29}$
1520	$76.70(v)^{-1.08}$	$33.69(v)^{-1.63}$	$110.20(v)^{-1.17}$	$7.94(v)^{-1.16}$
1620	$102.68(v)^{-1.30}$	$89.15(v)^{-1.38}$	$51.15(v)^{-1.05}$	$35.93(v)^{-1.31}$
1630	$131.29(v)^{-1.26}$	$87.55(v)^{-1.37}$	$50.45(v)^{-1.04}$	$38.05(v)^{-1.34}$
1640	$151.97(v)^{-1.23}$	$86.89(v)^{-1.34}$	$31.35(v)^{-0.75}$	$61.62(v)^{-1.60}$
1720	$62.33(v)^{-1.19}$	$95.49(v)^{-1.41}$	$85.73(v)^{-1.13}$	$47.23(v)^{-1.42}$
1730	$167.50(v)^{-1.39}$	$127.77(v)^{-1.38}$	$138.75(v)^{-1.06}$	$111.30(v)^{-1.59}$
1740	$186.22(v)^{-1.43}$	$142.47(v)^{-1.43}$	$262.04(v)^{-1.25}$	$78.04(v)^{-1.40}$
1820	$1371.55(v)^{-1.82}$	$204.68(v)^{-1.27}$	$385.11(v)^{-1.28}$	$109.77(v)^{-1.39}$
1830	$124.48(v)^{-1.15}$	$66.20(v)^{-1.35}$	$128.23(v)^{-1.03}$	$78.68(v)^{-1.48}$
1900	$413.53(v)^{-1.16}$	$136.90(v)^{-1.21}$	$312.96(v)^{-1.11}$	$93.52(v)^{-1.42}$
1910	$1088.83(v)^{-1.56}$	$255.32(v)^{-1.53}$	$635.96(v)^{-1.55}$	$124.26(v)^{-1.48}$
1920	$791.25(v)^{-1.44}$	$235.50(v)^{-1.48}$	$361.46(v)^{-1.16}$	$158.46(v)^{-1.64}$
2310	$252.43(v)^{-1.38}$	$187.17(v)^{-1.37}$	$145.49(v)^{-1.21}$	$93.57(v)^{-1.39}$

Table 4.5. Metal Gate Dynamic Performance Curve Equations

CELL NO.	OUTPUT DELAY EQUATIONS			
	$T_{OR} =$	$T_{1R} =$	$T_{OF} =$	$T_{1F} =$
1120	$70.13(v)^{-1.12}$	$58.39(v)^{-0.85}$	$9.96(v)^{-1.05}$	$1.77(v)^{-0.29}$
1130	$208.75(v)^{-1.17}$	$85.71(v)^{-0.84}$	$8.58(v)^{-0.69}$	$1.62(v)^{-0.21}$
1140	$282.88(v)^{-1.12}$	$112.34(v)^{-0.85}$	$3.77(v)^{-0.30}$	$7.15(v)^{-0.92}$
1220	$49.05(v)^{-1.18}$	$25.75(v)^{-0.76}$	$8.16(v)^{-0.63}$	$5.49(v)^{-0.46}$
1230	$42.84(v)^{-0.91}$	$28.88(v)^{-0.84}$	$8.98(v)^{-0.41}$	$8.34(v)^{-0.45}$
1240	$73.24(v)^{-1.05}$	$26.14(v)^{-0.80}$	$9.60(v)^{-0.20}$	$10.98(v)^{-0.46}$
1300	$43.76(v)^{-1.45}$	$33.77(v)^{-0.90}$	$4.24(v)^{-0.61}$	$2.48(v)^{-0.45}$
1310	$27.51(v)^{-1.39}$	$16.49(v)^{-0.91}$	$29.01(v)^{-1.90}$	$1.58(v)^{-0.61}$
1330	$59.77(v)^{-0.87}$	$48.48(v)^{-1.04}$	$5.10(v)^{-0.31}$	$3.75(v)^{-0.51}$
1360	$27.75(v)^{-1.41}$	$4.07(v)^{-0.83}$	$7.32(v)^{-0.87}$	$0.19(v)^{-0.28}$
1520	$64.16(v)^{-1.82}$	$5.56(v)^{-0.76}$	$15.56(v)^{-1.23}$	$0.19(v)^{-0.28}$
1620	$14.21(v)^{-0.96}$	$29.33(v)^{-0.86}$	$8.95(v)^{-0.97}$	$1.88(v)^{-0.35}$
1630	$27.81(v)^{-1.17}$	$21.92(v)^{-0.83}$	$9.39(v)^{-0.91}$	$1.78(v)^{-0.32}$
1640	$136.44(v)^{-2.09}$	$23.43(v)^{-0.74}$	$11.06(v)^{-1.03}$	$1.80(v)^{-0.28}$
1720	$8.89(v)^{-0.79}$	$31.17(v)^{-0.89}$	$15.49(v)^{-0.92}$	$1.71(v)^{-0.31}$
1730	$23.88(v)^{-1.18}$	$28.52(v)^{-0.84}$	$17.96(v)^{-0.70}$	$6.24(v)^{-0.99}$
1740	$14.43(v)^{-0.69}$	$34.64(v)^{-0.94}$	$49.66(v)^{-1.07}$	$11.56(v)^{-1.29}$
1820	$179.74(v)^{-1.74}$	$44.18(v)^{-0.68}$	$9.33(v)^{-0.14}$	$31.48(v)^{-1.64}$
1830	$13.61(v)^{-0.80}$	$9.34(v)^{-1.04}$	$16.20(v)^{-0.88}$	$5.55(v)^{-0.90}$
1900	$95.85(v)^{-1.32}$	$53.68(v)^{-0.87}$	$42.31(v)^{-1.39}$	$13.05(v)^{-1.02}$
1910	$100.03(v)^{-1.32}$	$57.04(v)^{-0.86}$	$19.99(v)^{-0.83}$	$17.64(v)^{-0.83}$
1920	$792.95(v)^{-2.42}$	$40.50(v)^{-0.62}$	$26.76(v)^{-0.39}$	$240.03(v)^{-2.29}$
2310	$85.74(v)^{-1.37}$	$61.49(v)^{-0.89}$	$7.39(v)^{-0.61}$	$19.70(v)^{-1.29}$

Table 4.6. Silicon Gate Dynamic Performance Curve Equations



CELL NO.	PROPAGATION DELAY EQUATIONS			
	$T_{OLH} =$	$T_{ILH} =$	$T_{OHL} =$	$T_{IHL} =$
1120	$114.37(v)^{-1.81}$	$40.15(v)^{-1.10}$	$13.96(v)^{-1.35}$	$6.99(v)^{-1.75}$
1130	$209.54(v)^{-1.48}$	$64.70(v)^{-1.14}$	$15.71(v)^{-1.39}$	$4.89(v)^{-1.61}$
1140	$226.27(v)^{-1.48}$	$96.60(v)^{-1.14}$	$14.98(v)^{-1.27}$	$2.97(v)^{-1.56}$
1220	$125.37(v)^{-1.97}$	$19.97(v)^{-1.09}$	$39.39(v)^{-1.84}$	$12.15(v)^{-1.51}$
1230	$93.49(v)^{-1.61}$	$19.79(v)^{-1.09}$	$3581.01(v)^{-4.48}$	$5.56(v)^{-0.78}$
1240	$78.03(v)^{-1.41}$	$21.89(v)^{-1.12}$	$37.70(v)^{-1.27}$	$39.63(v)^{-1.83}$
1300	$25.25(v)^{-1.34}$	$19.91(v)^{-1.11}$	$11.30(v)^{-1.31}$	$1.79(v)^{-0.81}$
1310	$28.09(v)^{-1.98}$	$12.94(v)^{-1.27}$	$5.30(v)^{-1.10}$	$3.36(v)^{-1.53}$
1330	$301.35(v)^{-2.34}$	$5.11(v)^{-0.51}$	$8.55(v)^{-1.11}$	$4.43(v)^{-1.11}$
1360	$78.03(v)^{-1.41}$	$21.89(v)^{-1.12}$	$37.70(v)^{-1.27}$	$39.63(v)^{-1.83}$
1520	$15.51(v)^{-1.35}$	$6.49(v)^{-1.41}$	$2.30(v)^{-0.41}$	$0.82(v)^{-0.99}$
1620	$381.46(v)^{-2.92}$	$20.10(v)^{-1.13}$	$53.91(v)^{-1.98}$	$1.53(v)^{-0.88}$
1630	$811.82(v)^{-3.38}$	$17.06(v)^{-1.03}$	$37.01(v)^{-1.67}$	$15.24(v)^{-2.08}$
1640	$1355.36(v)^{-3.58}$	$19.82(v)^{-1.07}$	$60.06(v)^{-1.97}$	$1.92(v)^{-0.79}$
1720	$439.21(v)^{-3.11}$	$19.97(v)^{-1.09}$	$82.04(v)^{-1.52}$	$6.03(v)^{-1.28}$
1730	$805.05(v)^{-3.38}$	$19.58(v)^{-1.08}$	$157.88(v)^{-1.55}$	$14.12(v)^{-1.55}$
1740	$54.07(v)^{-1.38}$	$19.45(v)^{-1.08}$	$364.22(v)^{-1.65}$	$10.39(v)^{-1.26}$
1820	$77.16(v)^{-1.43}$	$42.45(v)^{-1.15}$	$214.79(v)^{-2.07}$	$16.66(v)^{-1.50}$
1830	$100.17(v)^{-1.98}$	$8.79(v)^{-1.00}$	$254.84(v)^{-2.03}$	$20.25(v)^{-1.13}$
1900	$981.37(v)^{-2.85}$	$24.76(v)^{-0.87}$	$78.53(v)^{-1.79}$	$4.58(v)^{-0.82}$
1910	$2577.43(v)^{-3.73}$	$34.96(v)^{-1.01}$	$62.87(v)^{-1.68}$	$10.39(v)^{-1.26}$
1920	$69.56(v)^{-1.44}$	$41.19(v)^{-1.11}$	$32.88(v)^{-1.36}$	$12.38(v)^{-1.34}$
2310	$54.70(v)^{-1.51}$	$44.70(v)^{-1.15}$	$27.54(v)^{-1.67}$	$7.77(v)^{-1.30}$

Table 4.6 (Continued). Silicon Gate Dynamic Performance  
Curve Equations

## APPENDIX

### A. INTRODUCTION

This appendix contains the data sheets of the metal gate cells that currently comprise the STAR Standard Cell Library, and also includes the data sheets of the silicon gate cells. The information that is given on the data sheets is described along with an explanation of how to interpret the dynamic performance curves.

### B. DATA SHEETS

Data Sheets are given for each of the cells listed in Table 2.1.

Each data sheet contains the following information:

- . Cell family technology .
- . Descriptive name of the cell indicating its function .
- . Cell identification or pattern number. This number identifies the cell in the input data to the automatic placement and routing program.
- . Number of devices comprising each cell and the number of pins each cell has.
- . Width of the cell in grids (1 grid = 0.8 mils).
- . Logic symbol, including pin numbers by which the net list is generated, plus the Boolean equation describing the cell function.
- . Cell truth table.

- . Circuit schematic of the logic configuration as it relates to the actual STAR cell, including the labeling of each input and output node.
- . Dynamic performance data as functions of supply voltage.
- . Legends on how to interpret the dynamic data including equations for use with the data from the curves to obtain the overall results.
- . Capacitance at each input connection in both absolute units and values normalized about 0.56 pF or 1.25 pF.

Dynamic performance data for the logic cells are given in the form of curves showing transition times and propagation delays as functions of supply voltage. These curves were generated from the data shown in Tables 5.2-5.3. The equations for the curves are given in Tables 5.4-5.5. The transition time is measured over the 10 to 90 percent rise and fall times. The transition graph is comprised of four curves. The curve labeled  $T_{OR}$  is the rise time if the device were driving no load. The curve labeled  $T_{1R}$  is the additional rise time if the device were driving a single load to obtain the total rise time, add the time obtained from the  $T_{OR}$  curve at the desired voltage to the time obtained from the  $T_{1R}$  curve at the same voltage, multiplied by the desired fan-out (F/O). The fan-out is the normalized load that the cell under consideration is driving. The same procedure holds for the fall-time curves ( $T_{OF}$  and  $T_{1F}$ ).

Because of space limitations only one of the rise curves and one of the fall curves on each graph could be labeled. If two curves overlap, both labels are given in the order of the position of the curves.

For example, to determine the rise and fall times of a metal gate two-input NOR cell (1120) driving a total load of 4.30 pF for a normalized load of 7.68, at  $V_{DD} = 10v$ , the following values would be obtained from the graph for the 1120.

$$\begin{aligned} T_{OR} &= 10 \text{ ns} & T_{OF} &= 6 \text{ ns} \\ T_{1R} &= 8 \text{ ns} & T_{1F} &= 2 \text{ ns} \end{aligned}$$

These values would be used in the following equations to obtain the overall results.

$$\begin{aligned} T_R &= T_{OR} + T_{1R}(F/0) & T_F &= T_{OF} + T_{1F}(F/0) \\ &= 10 + (8)(7.68) & &= 6 + (2)(7.68) \\ &= 71.4 \text{ ns} & &= 21.4 \text{ ns} \end{aligned}$$

The propagation delays were measured at the 50 percent signal swing level for positive and negative going input signals. The previous explanation is valid for these curves, where  $T_{OLH}$  is the low to high propagation delay for no load and  $T_{OHL}$  is the high to low propagation delay for no load.  $T_{1LH}$  and  $T_{1HL}$  are the additional delays for a single load.

On the reverse side of the metal gate data sheets are the STAR symbolic displays of each of the cells that can be displayed. These same symbolic displays, however, also apply to the silicon gate cells. The cells appear as they are displayed by the STARLIBLIS program without the tabular listing of the segment data. Presently, the pads cannot be displayed.

2-INPUT NOR GATE

STAR STANDARD  
CELL NO. 1120




6 DEVICES  
3 PINS

CELL WIDTH = 3 GRIDS

METAL GATE CMOS.


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/0)$$

$$T_F = T_{OF} + T_{1F}(F/0)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	0.56	1.00
3	0.56	1.00

PROPAGATION DELAY

---- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/0)$$

152

8#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	
IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP
7I	III	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
10	IL	0	10	3	10	IL																																		
6I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
0	10	10	10	3	10	0																																		
5	I	I	I	I	I	I																																		
1	SI	4	12	3	13	5																																		
4	#	---	---	#	I																																			
2	C	G	G	IP	IP	G																																		
1	IN	N	10	10	10	N																																		
2I	I	I	I	I	I	I																																		
1I	IN	N	10	0	10	N																																		
1I	III	I	I	I	I	I																																		
12	ID	10	12	4	13	ID																																		
0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	0#	1#	2#	3#	4#	5#	6#	7#	8#	9#	
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9</											

3-INPUT NOR GATE

STAR STANDARD  
CELL NO. 1130




8 DEVICES  
4 PINS

CELL WIDTH = 4 GRIDS

METAL GATE CMOS-


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	0.56 1.00	---- LOW TO HIGH
--- FALL	3	0.56 1.00	---- HIGH TO LOW
$T_R = T_{OR} + T_{LR}(F/O)$	4	0.56 1.00	$T_{LB} = T_{OLH} + T_{ILH}(F/O)$
$T_F = T_{OF} + T_{LF}(F/O)$			$T_{BL} = T_{OHL} + T_{ILH}(F/O)$



ORIGINAL PAGE IS  
OF POOR QUALITY

[illegible]



<b>4-INPUT NOR-GATE</b>  10 DEVICES 5 PINS	<b>STAR STANDARD</b> <b>CELL NO. 1140</b>  CELL WIDTH = 5 GRIDS METAL GATE CMOS	
---	---	--

<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>X</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td colspan="4">All other input combinations</td> <td>0</td> </tr> </tbody> </table>	A	B	C	D	X	0	0	0	0	1	All other input combinations				0
A	B	C	D	X												
0	0	0	0	1												
All other input combinations				0												



TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
--- RISE		Pin No.	ABSOLUTE (PF)	NORMALIZED	---- LOW TO HIGH
--- FALL					---- HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$		2	0.56	1.00	$T_{LH} = T_{0LH} + T_{1LH}(F/O)$
$T_F = T_{0F} + T_{1F}(F/O)$		3	0.56	1.00	$T_{BL} = T_{0HL} + T_{1HL}(F/O)$
		4	0.56	1.00	
		5	0.56	1.00	

156

8#	7#	6#	5#	4#	3#	2#	1#	0#	9#	8#	7#	6#	5#	4#	3#	2#	1#	0#
IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP
7I	III	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
10	IL	0	10	3	10	3	10	3	10	3	10	3	10	3	10	3	10	3
6I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
0	10	10	10	3	10	3	10	3	10	3	10	3	10	3	10	3	10	3
5	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
1	5I	6	12	3	13	3	14	3	15	3	16	3	17	3	18	3	19	3
4	#	---	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
0	G	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP	IP
3	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
1	N	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
2I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
1I	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10
1I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
14	10	12	6	13	10	14	6	15	10	16	10	17	10	18	10	19	10	10
0#	#	---	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
8#	#	---	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
7I	III	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
6I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
5	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
4	#	---	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
3	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
2I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
1I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
0#	#	---	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8
0	1	2	3	4														

2-INPUT NAND GATE

STAR STANDARD

CELL NO. 1220




6 DEVICES

3 PINS

CELL WIDTH = 3 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	0.56 1.00	---- LOW TO HIGH
— FALL	3	0.56 1.00	— HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$			$T_{LH} = T_{0LH} + T_{1LH}(F/O)$
$T_F = T_{0F} + T_{1F}(F/O)$			$T_{HL} = T_{0HL} + T_{1HL}(F/O)$

158

[illegible][illegible]

3-INPUT NAND GATE

STAR STANDARD  
CELL NO. 1230




8 DEVICES  
4 PINS

CELL WIDTH = 4 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN NO.	ABSOLUTE (PF)	NORMALIZED
2	0.56	1.00
3	0.56	1.00
4	0.56	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW



$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$



<b>4-INPUT NAND GATE</b>  10 DEVICES 5 PINS	<b>STAR STANDARD</b> <b>CELL NO. 1240</b>  CELL WIDTH = 5    GRIDS	<b>METAL GATE CMOS</b>	
--	---	------------------------	--

<p style="text-align: center;"><b>LOGIC SYMBOL</b></p> <p style="text-align: center;"><math>X = A \cdot B \cdot C \cdot D</math></p>	<p style="text-align: center;"><b>TRUTH TABLE</b></p> <table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>X</th> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td colspan="4">All other input combinations</td> <td>1</td> </tr> </table>	A	B	C	D	X	1	1	1	1	0	All other input combinations				1
A	B	C	D	X												
1	1	1	1	0												
All other input combinations				1												



TRANSITION TIME	CAPACITANCE	PROPAGATION DELAY															
--- RISE — FALL  $T_R = T_{0R} + T_{1R}(F/O)$ $T_F = T_{0F} + T_{1F}(F/O)$	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <th>PIN No.</th> <th>ABSOLUTE (PF)</th> <th>NORMALIZED</th> </tr> <tr> <td>2</td> <td>0.56</td> <td>1.00</td> </tr> <tr> <td>3</td> <td>0.56</td> <td>1.00</td> </tr> <tr> <td>4</td> <td>0.56</td> <td>1.00</td> </tr> <tr> <td>5</td> <td>0.56</td> <td>1.00</td> </tr> </table>	PIN No.	ABSOLUTE (PF)	NORMALIZED	2	0.56	1.00	3	0.56	1.00	4	0.56	1.00	5	0.56	1.00	--- LOW TO HIGH — HIGH TO LOW  $T_{LB} = T_{0LH} + T_{1LH}(F/O)$ $T_{BL} = T_{0HL} + T_{1HL}(F/O)$
PIN No.	ABSOLUTE (PF)	NORMALIZED															
2	0.56	1.00															
3	0.56	1.00															
4	0.56	1.00															
5	0.56	1.00															

[illegible]



INVERTING BUFFER

STAR STANDARD

CELL NO. 1300




4 DEVICES

2 PINS

CELL WIDTH = 2 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE --- FALL $T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$	2	0.56 1.00	---- LOW TO HIGH ---- HIGH TO LOW $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$

ORIGINAL PAGE IS  
OF POOR QUALITY

8#	IF	IP	P	IP	P	
7I	I			III		
IO	IO	0	IL	IL		
6I	I	I	I	I		
0	IO	IO	IO	U		
5	I	I	I			
4	1	12	13	S	S	
	I	I				
3	C	IP	P	G	G	
	I	I	I			
2I	1	IO	IO	IN	N	
	I	I	I	I		
13	IO	0	IN	M		
1I	I		III			
IO	12	3	ID	ID		
0#	0	1	2	3	4	5
8#	0	1	2	3	4	5
	I	I		I	I	
7I	I			III		
	I	I		I	I	
6I	I	I	I	I	I	
	I	I	I	I		
5	I	I	I	I		
	I	I	I			
4	I	I	I			
	I	I	I			
3	I	I	I	I		
	I	I	I	I		
2I	I	I	I	I		
	I	I	I	I		
1I	I	I	I	III		
	I	I	I	I		
0#	0	1	2	3	4	5
8#	0	1	2	3	4	5
	I	I	I	I	I	

SINGLE BUFFER INVERTER

STAR STANDARD  
CELL NO. 1310




4 DEVICES

2 PINS

CELL WIDTH = 2 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/0)$$

$$T_F = T_{OF} + T_{1F}(F/0)$$

CAPACITANCE

PIN NO.	ABSOLUTE (PF)	NORMALIZED
2	1.12	2.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/0)$$

```

=====
8#====#
IP IP P IPIF
7I I I I
10 10 0 ICI
6I I I I
5 0 1010 I U
5 I I I
4 1 1213 12 S
4 #--+---#
C IPIP IP G
3 I I I
2 1 1010 17 N
2I I I I
13 10 0 ICI
1I I I I
11 12 3 12ID
8#====#
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
C#====#
I I I I I
7I I I I I
I I I I I
6I I I I I
5 7 I I I
4 #--+---#
3 I I I I I
2I I I I I
1I I I I I
I I I I I
0#====#
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
=====

```

ORIGINAL PAGE IS  
OF POOR QUALITY

# 2-INPUT TRANSMISSION GATE

**STAR STANDARD**  
**CELL NO. 1330**




10 DEVICES  
3 PINS

CELL WIDTH = 5 GRIDS

METAL GATE CMOS


## LOGIC SYMBOL



## TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

## SCHEMATIC




## DYNAMIC DATA

### RISE & FALL



### PROP. DELAY



## RELATIVE TO OUTPUT VOLTAGE

### TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/O)$$

$$T_F = T_{OF} + T_{1F}(F/O)$$

### CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	$1.86 + F/O$	$3.32 + F/O$
3	$1.86 + F/O$	$3.32 + F/O$
4	0.84	1.50

### PROPAGATION DELAY

---- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$

168

0#	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4

TRIPLE BUFFER INVERTER

STAR STANDARD  
CELL NO. 1360




12 DEVICES

2 PINS

CELL WIDTH = 6 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN No. ABSOLUTE (PF) NORMALIZED

2 3.36 6.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$

[illegible]



DOUBLE BUFFER INVERTER

STAR STANDARD  
CELL NO. 1520




8 DEVICES

2 PINS

CELL WIDTH = 4 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE --- FALL $T_R = T_{0R} + T_{1R}(F/D)$ $T_F = T_{0F} + T_{1F}(F/D)$	2	2.24 4.00	--- LOW TO HIGH --- HIGH TO LOW $T_{LH} = T_{0LH} + T_{1LH}(F/D)$ $T_{HL} = T_{0HL} + T_{1HL}(F/D)$

ORIGINAL PAGE IS  
OF POOR QUALITY.

```

=====
8# IP P YIP IP P IPI
7I I I I I I
IC IO S IIL IO S IYL
6I I I I I I
0 IOIO IO U IOIO IO U
5 I #-----+---# I
1 I2I3 I2 S I2I3 I2 S
4 #-----+---#
3 C IPI IP G IFIP IP G
I I I I I I
1 IOIO IO N IOIO IO R
2I I I I I I
I5 IO O IOIN IO J IOIN
1I I I I I I
I2 I2 3 I2ID I2 3 I2ID
0#-----#
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
8#-----#
I I I I I I I
7I I I I I I
I I I I I I I
6I I I I I I I
5 I #-----+---# I
1 I I I I I I
4 #-----+---#
I I I I I I I
3 I I I I I I I
2I I I I I I I
I I I I I I I
1I I I I I I I
I I I I I I I
0#-----#
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
=====

```

2-INPUT AND GATE

STAR STANDARD  
CELL NO. 1620




8 DEVICES  
3 PINS

CELL WIDTH = 4 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
--- FALL

$T_R = T_{OR} + T_{1R}(F/O)$

$T_F = T_{OF} + T_{1F}(F/O)$

CAPACITANCE

PIN No. ABSOLUTE (PF) NORMALIZED

2	0.56	1.00
3	0.56	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
--- HIGH TO LOW

$T_{LH} = T_{OLH} + T_{1LH}(F/O)$

$T_{HL} = T_{OHL} + T_{1HL}(F/O)$

0#	1P	2P	3P	4P	5P	6P	7P	8P	9P	10P	11P	12P	13P	14P	15P	16P	17P	18P	19P	20P	21P	22P	23P	24P	25P	26P	27P	28P	29P	30P	31P	32P	33P	34P	35P	36P	37P	38P	39P	40P	41P	42P	43P	44P	45P	46P	47P	48P	49P	50P	51P	52P	53P	54P	55P	56P	57P	58P	59P	60P	61P	62P	63P	64P	65P	66P	67P	68P	69P	70P	71P	72P	73P	74P	75P	76P	77P	78P	79P	80P	81P	82P	83P	84P	85P	86P	87P	88P	89P	90P	91P	92P	93P	94P	95P	96P	97P	98P	99P	100P	101P	102P	103P	104P	105P	106P	107P	108P	109P	110P	111P	112P	113P	114P	115P	116P	117P	118P	119P	120P	121P	122P	123P	124P	125P	126P	127P	128P	129P	130P	131P	132P	133P	134P	135P	136P	137P	138P	139P	140P	141P	142P	143P	144P	145P	146P	147P	148P	149P	150P	151P	152P	153P	154P	155P	156P	157P	158P	159P	160P	161P	162P	163P	164P	165P	166P	167P	168P	169P	170P	171P	172P	173P	174P	175P	176P	177P	178P	179P	180P	181P	182P	183P	184P	185P	186P	187P	188P	189P	190P	191P	192P	193P	194P	195P	196P	197P	198P	199P	200P	201P	202P	203P	204P	205P	206P	207P	208P	209P	210P	211P	212P	213P	214P	215P	216P	217P	218P	219P	220P	221P	222P	223P	224P	225P	226P	227P	228P	229P	230P	231P	232P	233P	234P	235P	236P	237P	238P	239P	240P	241P	242P	243P	244P	245P	246P	247P	248P	249P	250P	251P	252P	253P	254P	255P	256P	257P	258P	259P	260P	261P	262P	263P	264P	265P	266P	267P	268P	269P	270P	271P	272P	273P	274P	275P	276P	277P	278P	279P	280P	281P	282P	283P	284P	285P	286P	287P	288P	289P	290P	291P	292P	293P	294P	295P	296P	297P	298P	299P	300P	301P	302P	303P	304P	305P	306P	307P	308P	309P	310P	311P	312P	313P	314P	315P	316P	317P	318P	319P	320P	321P	322P	323P	324P	325P	326P	327P	328P	329P	330P	331P	332P	333P	334P	335P	336P	337P	338P	339P	340P	341P	342P	343P	344P	345P	346P	347P	348P	349P	350P	351P	352P	353P	354P	355P	356P	357P	358P	359P	360P	361P	362P	363P	364P	365P	366P	367P	368P	369P	370P	371P	372P	373P	374P	375P	376P	377P	378P	379P	380P	381P	382P	383P	384P	385P	386P	387P	388P	389P	390P	391P	392P	393P	394P	395P	396P	397P	398P	399P	400P	401P	402P	403P	404P	405P	406P	407P	408P	409P	410P	411P	412P	413P	414P	415P	416P	417P	418P	419P	420P	421P	422P	423P	424P	425P	426P	427P	428P	429P	430P	431P	432P	433P	434P	435P	436P	437P	438P	439P	440P	441P	442P	443P	444P	445P	446P	447P	448P	449P	450P	451P	452P	453P	454P	455P	456P	457P	458P	459P	460P	461P	462P	463P	464P	465P
----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

3-INPUT AND GATE

STAR STANDARD  
CELL NO. 1630



10 DEVICES  
4 PINS

CELL WIDTH = 5 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$T_R = T_{OR} + T_{1R}(F/O)$

$T_F = T_{OF} + T_{1F}(F/O)$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	0.56	1.00
3	0.56	1.00
4	0.56	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$T_{LH} = T_{OLH} + T_{1LH}(F/O)$

$T_{HL} = T_{OHL} + T_{1HL}(F/O)$

176

176

4-INPUT AND GATE

STAR STANDARD  
CELL NO. 1640



12 DEVICES  
5 PINS

CELL WIDTH = 6 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	D	X
1	1	1	1	1
All other input combinations				0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
--- FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.

ABSOLUTE (PF) NORMALIZED

2	0.56	1.00
3	0.56	1.00
4	0.56	1.00
5	0.56	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
--- HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$

ORIGINAL PAGE 10  
OF POOR QUALITY

```

=====
8# IP IP P IPIP IP P IPIP IPIP IPIP
7I I I I I I I I I I I I
10 IO O IOL I O IOL IL O IOL
6I I I I I I I I I I I I
9 IOI3 IO O IOIO IO O IOIO IO O
5 I I I I I I I I I I I I
4 I I I I I I I I I I I I
C IP P IP P IP P IPIP GIP IP G
3 I I I I I I I I I I I I
1 IO 3 IO 3 IO 3 IOIO IOIO IO A
2I I I I I I I I I I I I
16 IO 3 IO 3 IO 3 IO 3 IO 3 IOIP
1I I I I I I I I I I I I
14 I2 3 I3 3 I4 3 I5 7 IOI6 I7IC
0#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
8#=====
I I I I I I I I I I I I
7I I I I I I I I I I I I
I I I I I I I I I I I I
6I I I I I I I I I I I I
5 I I I I I I I I I I I I
4 I I I I I I I I I I I I
3 I I I I I I I I I I I I
2I I I I I I I I I I I I
1I I I I I I I I I I I I
I I I I I I I I I I I I
0#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4
=====

```



2-INPUT OR GATE

STAR STANDARD  
CELL NO. 1720




8 DEVICES

3 PINS

CELL WIDTH = 4 GRIDS

METAL GATE CMOS

LOGIC SYMBOL




$$X = A + B$$

TRUTH TABLE


A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	0.56 1.00	--- LOW TO HIGH
--- FALL	3	0.56 1.00	--- HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$			$T_{LH} = T_{0LH} + T_{1LH}(F/O)$
$T_F = T_{0F} + T_{1F}(F/O)$			$T_{HL} = T_{0HL} + T_{1HL}(F/O)$



# 3-INPUT OR GATE

STAR STANDARD  
CELL NO. 1730




10 DEVICES

4 PINS

CELL WIDTH = 5 GRIDS

METAL GATE CMOS


## LOGIC SYMBOL



## TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

## SCHEMATIC




## DYNAMIC DATA

### RISE & FALL



### PROP. DELAY



## RELATIVE TO OUTPUT VOLTAGE

### TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

### CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	0.56	1.00
3	0.56	1.00
4	0.56	1.00

### PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$

[illegible]

# 4-INPUT OR GATE

STAR STANDARD  
CELL NO. 1740




12 DEVICES  
5 PINS

CELL WIDTH = 6 GRIDS

METAL GATE CMOS


## LOGIC SYMBOL



## TRUTH TABLE


A	B	C	D	X
0	0	0	0	0
All other input combinations				1

## SCHEMATIC




## DYNAMIC DATA

### RISE & FALL



### PROP. DELAY



## RELATIVE TO OUTPUT VOLTAGE

### TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/0)$$

$$T_F = T_{0F} + T_{1F}(F/0)$$

### CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	0.56	1.00
3	0.56	1.00
4	0.56	1.00
5	0.56	1.00

### PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/0)$$

ORIGINAL PAGE IS  
OF POOR QUALITY

```

=====
8#==== IP IP IP IP IP IP IP IP IP IP IP
7I I I I I I I I I I I
IG IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3
6I I I I I I I I I I I
5 IG IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3
1 I I I I I I I I I I I
4 I I I I I I I I I I I
3 C IPIP IP G IPIP IP G IPIP IP G IPIP IP G
2I I I I I I I I I I I
17 IG IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3 IG 3
1I I I I I I I I I I I
14 I 2 7 I 3 10 I 4 7 I 5 10 I 6 16 I 7 10
6#==== 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5
8#==== I I I I I I I I I I I
7I I I I I I I I I I I
6I I I I I I I I I I I
5 I I I I I I I I I I I
4 I I I I I I I I I I I
3 I I I I I I I I I I I
2I I I I I I I I I I I
1I I I I I I I I I I I
0#==== C 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5
=====

```

D-TYPE MASTER/SLAVE FLIP-FLOP

STAR STANDARD  
CELL NO. 1820




28 DEVICES

4 PINS

CELL WIDTH = 14 GRIDS

METAL GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


C	D	Q
1	1	1
1	0	0
0	1	$Q_{n-1}$
0	0	$Q_{n-1}$

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{IR}(F/O)$$

$$T_F = T_{OF} + T_{IF}(F/O)$$

CAPACITANCE

PIN No.

ABSOLUTE (PF) NORMALIZED

2

0.56

1.00

3

1.12

2.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$


[illegible]



**D-TYPE FLIP-FLOP**


16 DEVICES  
4 PINS

**STAR STANDARD**  
**CELL NO. 1830**



CELL WIDTH = 8 GRIDS      METAL GATE CMOS



**LOGIC SYMBOL**



$A = D \bar{C} + Q_{n-1} C$

**TRUTH TABLE**

D	C	Q
0	1	$Q_{n-1}$
1	0	1
0	0	0



TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
		PIN No.	ABSOLUTE (PF)	NORMALIZED	
--- RISE		2	0.56	1.00	---
--- FALL		3	1.12	2.00	---
$T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$					--- LOW TO HIGH --- HIGH TO LOW $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$

183.

[illegible]

PROGRAMMABLE D-TYPE MASTER/SLAVE  
FLIP-FLOP

24 DEVICES

5 PINS


CELL WIDTH = 12 GRIDS

STAR STANDARD  
CELL NO. 1900

METAL GATE CMOS




LOGIC SYMBOL



TRUTH TABLE


C	D	Q
1	1	1
1	0	0
0	1	$Q_{n-1}$
0	0	$Q_{n-1}$

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/0)$$

$$T_F = T_{0F} + T_{1F}(F/0)$$

CAPACITANCE

PIN No.

ABSOLUTE (PF) NORMALIZED

2

0.56

1.00

3

1.12

2.00

4

1.12

2.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/0)$$

```
8#=====
IP IP P IP P IP P IP P IP P IP P IP P IP P IP P IP P
7I I I I I I I I I I I I I I I I I I I I I
IO I1 I I1L I1 3 I0 1 I0 3 I1 0 I0 3 I0L I0 3 I0L
6I I I I I I I I I I I I I I I I I I I I I
0 I0L I0 U I0 3 I0 3 I0 3 I0 3 I0 3 I0 3 I0 3 I0 3
5 #-----#-----#-----#-----#-----#-----#
1 I2I1 I2 S I1 3 I3I2 I2 3 4IS I3 3 I2I5 4I3 I6 S I5I6 I5 S
4 I I I I I I I I I I I I I I I I I I I I
C IPIP IP 6 IP P PIP IP P IP P IP P IP P IP P IP P IP G
3 I #-----#-----#-----#-----#-----#-----#
1 I1I1 I1 N I1 3 I0I1 I0 3 I0N I0 3 I1I0 I0 3 I0N I0L I3 N
2I I I I I I I I I I I I I I I I I I I I
I9 I0 0 I0IN I0 3 I0 0 I0 3 I0IN I0 3 I0IN I0 0 I0IN
1I I I I I I I I I I I I I I I I I I I I
IO I2 1 I2IC I1 3 I4 2 I2 3 I3ID I4 3 I2 5 I3 3 I0ID I5 6 I5ID
C#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9
8#=====
I I I I I I I I I I I I I I I I I I I I I
7I I I I I I I I I I I I I I I I I I I I
6I I I I I I I I I I I I I I I I I I I I
5 #-----#-----#-----#-----#-----#-----#
4 I I I I I I I I I I I I I I I I I I I I
3 I I I I I I I I I I I I I I I I I I I I
2I I I I I I I I I I I I I I I I I I I I
1I I I I I I I I I I I I I I I I I I I I
0#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9
```

PROGRAMMABLE D-TYPE MASTER/SLAVE

FLIP-FLOP WITH RESET

26 DEVICES

6 PINS

CELL WIDTH = 13 GRIDS


STAR STANDARD

CELL NO. 1910

METAL GATE CMOS




LOGIC SYMBOL



TRUTH TABLE


C	D	R	Q
1	1	0	1
1	0	0	0
1	1	0	$Q_{n-1}$
1	0	0	$Q_{n-1}$
1	*	*	$Q_{n-1}$
0	*	1	0
1	1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
--- RISE		PIN No.	ABSOLUTE (PF) NORMALIZED	--- LOW TO HIGH	
— FALL		2	0.56 1.00	— HIGH TO LOW	
$T_R = T_{0R} + T_{1R}(F/O)$		3	1.12 2.00	$T_{LH} = T_{0LH} + T_{1LH}(F/O)$	
$T_F = T_{0F} + T_{1F}(F/O)$		4	1.12 2.00	$T_{HL} = T_{0HL} + T_{1HL}(F/O)$	
		7	0.56 1.00		

**ORIGINAL PAGE IS  
OF POOR QUALITY**

[illegible]

D-TYPE MASTER/SLAVE  
FLIP-FLOP WITH RESET

30 DEVICES

5 PINS


CELL WIDTH = 15 GRIDS

STAR STANDARD  
CELL NO. 1920

METAL GATE CMOS




LOGIC SYMBOL



TRUTH TABLE


C	D	R	Q <sub>n</sub>
0	1	0	1
0	0	0	0
0	1	0	Q <sub>n-1</sub>
0	0	0	Q <sub>n-1</sub>
1	*	*	Q <sub>n</sub>
1	*	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/D)$$

$$T_F = T_{0F} + T_{1F}(F/D)$$

CAPACITANCE

PIN No.

ABSOLUTE (PF) NORMALIZED

2	0.56	1.00
3	1.12	2.00
7	0.56	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/D)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/D)$$

[illegible]



EXCLUSIVE-OR

STAR STANDARD  
CELL NO. 2310




10 DEVICES  
3 PINS

CELL WIDTH = 5 GRIDS

METAL GATE CMOS.


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/O)$$

$$T_F = T_{OF} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	0.96	1.00
3	1.12	2.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$


ORIGINAL PAGE IS  
OF POOR QUALITY


```

8#=====
IP IP P IP F IP P IP P IP P IP P IP P
7I I I I I I I I I I I I I I I I
IC IO I II O II 3 I I L I O I I I L
6I I I I I I I I I I I I I I I I
C IO IO IO IO IO IO IO IO IO IO IO IO
5 I I I I I I I I I I I I I I I I
4 I I I I I I I I I I I I I I I I
C IP P IP P IP P IP P IP P IP P IP P
3 I I I I I I I I I I I I I I I I
2 IO I I IO I I IO I I IO I I IO I I
2I I I I I I I I I I I I I I I I
I3 IO O IO O IO O IO O IO O IO O IO O
1I I I I I I I I I I I I I I I I
II I3 I I2 4 I1 3 I2 IO I2 2 IO IO
0#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5
8#=====
I I I I I I I I I I I I I I I I
7I I I I I I I I I I I I I I I I
I I I I I I I I I I I I I I I I
6I I I I I I I I I I I I I I I I
5 I I I I I I I I I I I I I I I I
4 I I I I I I I I I I I I I I I I
3 I I I I I I I I I I I I I I I I
2I I I I I I I I I I I I I I I I
II I I I I I I I I I I I I I I I I
0#=====
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5

```


SIDE INPUT PAD  0 DEVICES 1 PIN:	<b>STAR STANDARD</b> <b>CELL NO. 9100</b>  CELL WIDTH = 10 GRIDS METAL GATE CMOS	
---	--	---


<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
--	-------------------------------



RISE & FALL		DYNAMIC DATA		PROP. DELAY	
N/A				N/A	
<b>RELATIVE TO OUTPUT VOLTAGE</b>					
<b>TRANSITION TIME</b>		<b>CAPACITANCE</b>		<b>PROPAGATION DELAY</b>	
--- RISE --- FALL  $T_R = T_{0R} + T_{1R}(F/0)$ $T_F = T_{0F} + T_{1F}(F/0)$		PIN No.	ABSOLUTE (PF)	NORMALIZED	---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{0LH} + T_{1LH}(F/0)$ $T_{HL} = T_{0HL} + T_{1HL}(F/0)$
		2	1.2	2.14	


<b>LEFT OUTPUT PAD</b>  0 DEVICES 1 PIN	<b>STAR STANDARD</b> <b>CELL NO. 9110</b>	  CELL WIDTH = 10 GRIDS METAL GATE CMOS
--	--	---


<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
--	-------------------------------

<b>SCHEMATIC</b>  
---

<b>RISE &amp; FALL</b>  N/A	<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>  N/A									
<b>RELATIVE TO OUTPUT VOLTAGE</b>											
<b>TRANSITION TIME</b> --- RISE --- FALL  $T_R = T_{OR} + T_{1R}(F/0)$ $T_F = T_{OF} + T_{1F}(F/0)$	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th colspan="3" style="text-align: center;">CAPACITANCE</th> </tr> <tr> <th style="text-align: center;">PIN No.</th> <th style="text-align: center;">ABSOLUTE (PF)</th> <th style="text-align: center;">NORMALIZED</th> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">.92</td> <td style="text-align: center;">1.64</td> </tr> </table>	CAPACITANCE			PIN No.	ABSOLUTE (PF)	NORMALIZED	2	.92	1.64	<b>PROPAGATION DELAY</b> --- LOW TO HIGH --- HIGH TO LOW  $T_{LH} = T_{OLH} + T_{1LH}(F/0)$ $T_{HL} = T_{OHL} + T_{1HL}(F/0)$
CAPACITANCE											
PIN No.	ABSOLUTE (PF)	NORMALIZED									
2	.92	1.64									

<b>RIGHT OUTPUT PAD</b>	<b>STAR STANDARD</b> <b>CELL NO. 9120</b>	
0 DEVICES 1 PIN	CELL WIDTH = 10 GRIDS	METAL GATE CMOS

<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
--	-------------------------------

<b>SCHEMATIC</b>  
---


<b>RISE &amp; FALL</b>  N/A	<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>  N/A									
<b>RELATIVE TO OUTPUT VOLTAGE</b>											
<b>TRANSITION TIME</b> --- RISE --- FALL  $T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th colspan="3" style="text-align: center;">CAPACITANCE</th> </tr> <tr> <th style="text-align: center;">PIN No.</th> <th style="text-align: center;">ABSOLUTE (PF)</th> <th style="text-align: center;">NORMALIZED</th> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">.92</td> <td style="text-align: center;">1.64</td> </tr> </table>	CAPACITANCE			PIN No.	ABSOLUTE (PF)	NORMALIZED	2	.92	1.64	<b>PROPAGATION DELAY</b> ---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$
CAPACITANCE											
PIN No.	ABSOLUTE (PF)	NORMALIZED									
2	.92	1.64									



**METAL GATE CMOS**



**N/A**



N/A

$$T_{BL} = T_{OHL} + T_{1BL}(F/O)$$

TOP/BOTTOM OUTPUT PAD	<b>STAR STANDARD</b> <b>CELL NO. 9210</b>	
0 DEVICES 1 PIN	CELL WIDTH = 10 GRIDS	METAL GATE CMOS

<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
-----------------------------	-------------------------------

<b>SCHEMATIC</b>  
--------------------------

<b>RISE &amp; FALL</b>  N/A		<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>  N/A						
RELATIVE TO OUTPUT VOLTAGE									
<b>TRANSITION TIME</b> --- RISE --- FALL  $T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$	<b>CAPACITANCE</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 15%;">PIN No.</th> <th style="width: 35%;">ABSOLUTE (PF)</th> <th style="width: 50%;">NORMALIZED</th> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">.92</td> <td style="text-align: center;">1.64</td> </tr> </table>		PIN No.	ABSOLUTE (PF)	NORMALIZED	2	.92	1.64	<b>PROPAGATION DELAY</b> ---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$
PIN No.	ABSOLUTE (PF)	NORMALIZED							
2	.92	1.64							

2-INPUT NOR GATE

STAR STANDARD  
CELL NO. 1120




6 DEVICES  
3 PINS

CELL WIDTH = 3 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
--- FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
--- HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$



3-INPUT NOR GATE

STAR STANDARD  
CELL NO. 1130




8 DEVICES

4 PINS

CELL WIDTH = 4 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/O)$$

$$T_F = T_{OF} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00
4	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OLH} + T_{1HL}(F/O)$$

4-INPUT NOR GATE

STAR STANDARD  
CELL NO. 1140




10 DEVICES  
5 PINS

CELL WIDTH = 5 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	D	X
0	0	0	0	1
ALL OTHER INPUT COMBINATIONS				0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
--- RISE		PIN No.	ABSOLUTE (PF) NORMALIZED	--- LOW TO HIGH	
--- FALL		2	1.25 1.00	--- HIGH TO LOW	
$T_R = T_{OR} + T_{1R}(F/O)$		3	1.25 1.00	$T_{LH} = T_{OLH} + T_{1LH}(F/O)$	
$T_F = T_{OF} + T_{1F}(F/O)$		4	1.25 1.00	$T_{HL} = T_{OHL} + T_{1HL}(F/O)$	
		5	1.25 1.00		

2-INPUT NAND GATE

STAR STANDARD  
CELL NO. 1220




6 DEVICES

3 PINS

CELL WIDTH = 3 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$

# 3-INPUT NAND GATE

STAR STANDARD  
CELL NO. 1230




8 DEVICES  
4 PINS

CELL WIDTH = 4 GRIDS

SILICON GATE CMOS


## LOGIC SYMBOL



## TRUTH TABLE


A	B	C	X
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

## SCHEMATIC




## DYNAMIC DATA

### RISE & FALL



### PROP. DELAY



## RELATIVE TO OUTPUT VOLTAGE

### TRANSITION TIME

--- RISE  
--- FALL  
 $T_R = T_{0R} + T_{1R}(F/0)$   
 $T_F = T_{0F} + T_{1F}(F/0)$

### CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00
4	1.25	1.00

### PROPAGATION DELAY

---- LOW TO HIGH  
---- HIGH TO LOW  
 $T_{LH} = T_{0LH} + T_{1LH}(F/0)$   
 $T_{HL} = T_{0HL} + T_{1HL}(F/0)$

4-INPUT NAND GATE

STAR STANDARD  
CELL NO. 1240




10 DEVICES

5 PINS

CELL WIDTH = 5 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	D	X
1	1	1	1	0
ALL OTHER INPUT COMBINATIONS				1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/0)$$

$$T_F = T_{0F} + T_{1F}(F/0)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00
4	1.25	1.00
5	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/0)$$

ORIGINAL PAGE IS  
OF POOR QUALITY

INVERTING BUFFER

STAR STANDARD  
CELL NO. 1300




4 DEVICES  
2 PINS

CELL WIDTH = 2 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
--- FALL

$$T_R = T_{OR} + T_{1R}(F/O)$$

$$T_F = T_{OF} + T_{1F}(F/O)$$

CAPACITANCE

PIN No. ABSOLUTE (PF) NORMALIZED

2

1.25

1.00

PROPAGATION DELAY

--- LOW TO HIGH  
--- HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$

SINGLE BUFFER INVERTER

STAR STANDARD  
CELL NO. 1310




4 DEVICES

2 PINS

CELL WIDTH = 2 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL




TRUTH TABLE

A	X
0	1
1	0

SCHEMATIC




RISE & FALL



DYNAMIC DATA

PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN NO.	ABSOLUTE (PF) NORMALIZED	
--- RISE --- FALL $T_R = T_{0R} + T_{1R}(F/0)$ $T_F = T_{0F} + T_{1F}(F/0)$	2	2.50 2.00	--- LOW TO HIGH --- HIGH TO LOW $T_{LH} = T_{0LH} + T_{1LH}(F/0)$ $T_{HL} = T_{0HL} + T_{1HL}(F/0)$

2-INPUT TRANSMISSION GATE

STAR STANDARD  
CELL NO. 1330




10 DEVICES  
3 PINS

CELL WIDTH = 5 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$T_R = T_{OR} + T_{1R}(F/O)$

$T_F = T_{OF} + T_{1F}(F/O)$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	$4.15 + F/O$	$3.32 + F/O$
3	$4.15 + F/O$	$3.32 + F/O$
4	1.88	1.50

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$T_{LH} = T_{OLH} + T_{1LH}(F/O)$

$T_{HL} = T_{OHL} + T_{1HL}(F/O)$



TRIPLE BUFFER INVERTER

STAR STANDARD  
CELL NO. 1360




12 DEVICES  
2 PINS

CELL WIDTH = 6 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	X
0	1
1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
--- FALL

$$T_R = T_{OR} + T_{1R}(F/0)$$

$$T_F = T_{OF} + T_{1F}(F/0)$$

CAPACITANCE

PIN NO.	ABSOLUTE (PF)	NORMALIZED
2	7.50	6.00

PROPAGATION DELAY

--- LOW TO HIGH  
--- HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/0)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/0)$$

2-INPUT AND GATE

STAR STANDARD  
CELL NO. J620




8 DEVICES

3 PINS

CELL WIDTH = 4 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	1.25 1.00	--- LOW TO HIGH
--- FALL	3	1.25 1.00	--- HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$			$T_{LH} = T_{0LH} + T_{1LH}(F/O)$
$T_F = T_{0F} + T_{1F}(F/O)$			$T_{HL} = T_{0HL} + T_{1HL}(F/O)$

3-INPUT AND GATE

STAR STANDARD

CELL NO. 1630



10 DEVICES

4 PINS

CELL WIDTH = 5 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- Rise  
— Fall

$$T_R = T_{0R} + T_{1R}(F/O)$$

$$T_F = T_{0F} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00
4	1.25	1.00

PROPAGATION DELAY

---- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/O)$$

4-INPUT AND GATE

STAR STANDARD  
CELL NO. 1640



12 DEVICES

5 PINS

CELL WIDTH = 6 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	D	X
1	1	1	1	1
ALL OTHER INPUT COMBINATIONS				0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	1.25 1.00	---- LOW TO HIGH
--- FALL	3	1.25 1.00	---- HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/D)$	4	1.25 1.00	$T_{LB} = T_{0LH} + T_{1LH}(F/D)$
$T_F = T_{0F} + T_{1F}(F/D)$	5	1.25 1.00	$T_{HL} = T_{0HL} + T_{1HL}(F/D)$

2-INPUT OR GATE

STAR STANDARD  
CELL NO. 1720




8 DEVICES

3 PINS

CELL WIDTH = 4 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/D)$$

$$T_F = T_{0F} + T_{1F}(F/D)$$

CAPACITANCE

PIN NO.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/D)$$

$$T_{HL} = T_{0HL} + T_{1HL}(F/D)$$

3-INPUT OR GATE

STAR STANDARD  
CELL NO. 1730




10 DEVICES

4 PINS

CELL WIDTH = 5 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


A	B	C	X
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{1R}(F/O)$$

$$T_F = T_{OF} + T_{1F}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	1.25	1.00
4	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$

4-INPUT OR GATE

STAR STANDARD  
CELL NO. 1740




12 DEVICES

5 PINS

CELL WIDTH = 6 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL




TRUTH TABLE

A	B	C	D	X
0	0	0	0	0
ALL OTHER INPUT COMBINATIONS				1

SCHEMATIC




RISE & FALL



DYNAMIC DATA

PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	1.25 1.00	--- LOW TO HIGH
--- FALL	3	1.25 1.00	--- HIGH TO LOW
$T_R = T_{OR} + T_{1R}(F/O)$	4	1.25 1.00	$T_{LH} = T_{OLH} + T_{1LH}(F/O)$
$T_F = T_{OF} + T_{1F}(F/O)$	5	1.25 1.00	$T_{HL} = T_{OHL} + T_{1HL}(F/O)$

D TYPE MASTER/SLAVE FLIP-FLOP

STAR STANDARD  
CELL NO. 1820




28 DEVICES

4 PINS

CELL WIDTH = 14 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


C	D	$Q_n$
1	1	1
1	0	0
0	1	$Q_{n-1}$
0	0	$Q_{n-1}$

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	1.25	1.00
--- FALL	3	2.50	2.00
$T_R = T_{OR} + T_{1R}(F/O)$			---- LOW TO HIGH
$T_F = T_{OF} + T_{1F}(F/O)$			---- HIGH TO LOW
			$T_{1H} = T_{OLH} + T_{1LH}(F/O)$
			$T_{1L} = T_{OHL} + T_{1HL}(F/O)$



D-TYPE FLIP-FLOP

STAR STANDARD  
CELL NO. 1830




16 DEVICES  
4 PINS

CELL WIDTH = 8 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


D	C	$Q_n$
0	1	$Q_{n-1}$
1	0	1
0	0	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN NO.	ABSOLUTE (PF) NORMALIZED	
--- RISE	2	1.25 1.00	---- LOW TO HIGH
--- FALL	3	2.50 2.00	---- HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$			$T_{LH} = T_{0LH} + T_{1LH}(F/O)$
$T_F = T_{0F} + T_{1F}(F/O)$			$T_{HL} = T_{0HL} + T_{1HL}(F/O)$

PROGRAMMABLE D-TYPE MASTER/SLAVE

STAR STANDARD  
CELL NO. 1900




24 DEVICES  
5 PINS

CELL WIDTH = 12 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE


C	D	$Q_n$
1	1	1
1	0	0
0	1	$Q_{n-1}$
0	0	$Q_{n-1}$

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
---	RISE	PIN NO.	ABSOLUTE (PF) NORMALIZED	---	LOW TO HIGH
---	FALL	2	1.25 1.00	---	HIGH TO LOW
$T_R = T_{0R} + T_{1R}(F/O)$		3	2.50 2.00	$T_{LH} = T_{0LH} + T_{1LH}(F/O)$	
$T_F = T_{0F} + T_{1F}(F/O)$		4	2.50 2.00	$T_{HL} = T_{0HL} + T_{1HL}(F/O)$	

PROGRAMMABLE D-TYPE MASTER/SLAVE  
FLIP-FLOP WITH RESET

26 DEVICES

6 PINS


CELL WIDTH = 13 GRIDS

STAR STANDARD  
CELL NO. 1910

SILICON GATE CMOS




LOGIC SYMBOL



TRUTH TABLE


C	D	R	Q <sub>N</sub>
0	0	0	Q <sub>N-1</sub>
0	1	0	Q <sub>N-1</sub>
1	0	0	Q <sub>N-1</sub>
1	0	1	0
0	1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{OR} + T_{IR}(F/O)$$

$$T_F = T_{OF} + T_{IF}(F/O)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	2.50	2.00
4	2.50	2.00
7	1.25	1.00

PROPAGATION DELAY

--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{OLH} + T_{1LH}(F/O)$$

$$T_{HL} = T_{OHL} + T_{1HL}(F/O)$$

D-TYPE MASTER/SLAVE  
FLIP-FLOP WITH RESET

30 DEVICES  
5 PINS


CELL WIDTH = 15 GRIDS

STAR STANDARD  
CELL NO. 1920

SILICON GATE CMOS




LOGIC SYMBOL



TRUTH TABLE


C	D	R	Q <sub>N</sub>
1	1	0	1
1	0	0	0
1	1	0	Q <sub>N-1</sub>
1	1	0	Q <sub>N-1</sub>
1	•	•	Q <sub>N</sub>
0	1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME		CAPACITANCE		PROPAGATION DELAY	
---	RISE	PIN No.	ABSOLUTE (PF)	---	LOW TO HIGH
---	FALL		NORMALIZED	---	HIGH TO LOW
$T_R = T_{OR} + T_{IR}(F/O)$		2	1.25	1.00	$T_{LH} = T_{OLH} + T_{ILH}(F/O)$
$T_F = T_{OF} + T_{IF}(F/O)$		3	2.50	2.00	$T_{HL} = T_{OHL} + T_{IHL}(F/O)$
		7	1.25	1.00	

EXCLUSIVE-OR


STAR STANDARD  
CELL NO. 2310



10 DEVICES  
3 PINS

CELL WIDTH = 5 GRIDS


LOGIC SYMBOL



TRUTH TABLE


A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

SCHEMATIC




DYNAMIC DATA

RISE & FALL



PROP. DELAY



RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME

--- RISE  
— FALL

$$T_R = T_{0R} + T_{1R}(F/D)$$

$$T_F = T_{0F} + T_{1F}(F/D)$$

CAPACITANCE

PIN No.	ABSOLUTE (PF)	NORMALIZED
2	1.25	1.00
3	2.50	2.00

PROPAGATION DELAY


--- LOW TO HIGH  
— HIGH TO LOW

$$T_{LH} = T_{0LH} + T_{1LH}(F/D)$$


$$T_{HL} = T_{0HL} + T_{1HL}(F/D)$$

ORIGINAL PAGE IS  
OF POOR QUALITY

SIDE INPUT PAD  0 DEVICES 1 PIN	<b>STAR STANDARD</b> <b>CELL NO. 9100</b>	  CELL WIDTH = 30 GRIDS SILICON GATE CMOS
--	--	---




TRUTH TABLE
N/A




RISE & FALL	DYNAMIC DATA	PROP. DELAY
N/A		N/A

RELATIVE TO OUTPUT VOLTAGE								
TRANSITION TIME	CAPACITANCE	PROPAGATION DELAY						
--- RISE --- FALL  $T_R = T_{OR} + T_{1R}(F/D)$ $T_F = T_{OF} + T_{1F}(F/D)$	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: center;">PIN No.</th><th style="text-align: center;">ABSOLUTE (PF)</th><th style="text-align: center;">NORMALIZED</th></tr> <tr> <td style="text-align: center;">2</td><td style="text-align: center;">2.50</td><td style="text-align: center;">2.00</td></tr> </table>	PIN No.	ABSOLUTE (PF)	NORMALIZED	2	2.50	2.00	---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{OLH} + T_{1LH}(F/D)$ $T_{HL} = T_{OHL} + T_{1HL}(F/D)$
PIN No.	ABSOLUTE (PF)	NORMALIZED						
2	2.50	2.00						

LEFT OUTPUT PAD  0 DEVICES 1 PIN	<b>STAR STANDARD</b> <b>CELL NO. 9110</b>	  SILICON GATE CMOS
CELL WIDTH. = 10 GRIDS		

<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
--	-------------------------------

<b>SCHEMATIC</b>  
---

<b>RISE &amp; FALL</b>  N/A	<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>  N/A
-----------------------------------	---------------------	-------------------------------

RELATIVE TO OUTPUT VOLTAGE								
<b>TRANSITION TIME</b> --- RISE --- FALL  $T_R = T_{0R} + T_{1R}(F/0)$ $T_F = T_{0F} + T_{1F}(F/0)$	<b>CAPACITANCE</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th>PIN No.</th> <th>ABSOLUTE (PF)</th> <th>NORMALIZED</th> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">2.20</td> <td style="text-align: center;">1.75</td> </tr> </table>	PIN No.	ABSOLUTE (PF)	NORMALIZED	2	2.20	1.75	<b>PROPAGATION DELAY</b> ---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{0LH} + T_{1LH}(F/0)$ $T_{HL} = T_{0HL} + T_{1HL}(F/0)$
PIN No.	ABSOLUTE (PF)	NORMALIZED						
2	2.20	1.75						

RIGHT OUTPUT PAD		<b>STAR STANDARD</b> <b>GELL NO. 9120</b>		
0 DEVICES 1 PIN	CELL WIDTH = 10 GRIDS	SILICON GATE CMOS		

<b>LOGIC SYMBOL</b>	<b>TRUTH TABLE</b>
	N/A

<b>SCHEMATIC</b>

<b>RISE &amp; FALL</b>	<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>
N/A		N/A

RELATIVE TO OUTPUT VOLTAGE								
<b>TRANSITION TIME</b> --- RISE --- FALL $T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th colspan="2" style="text-align: center; padding: 2px;">CAPACITANCE</th> </tr> <tr> <th style="text-align: center; padding: 2px;">PIN No.</th> <th style="text-align: center; padding: 2px;">ABSOLUTE (PF) NORMALIZED</th> </tr> <tr> <td style="text-align: center; padding: 2px;">2</td> <td style="text-align: center; padding: 2px;">2.20 1.75</td> </tr> </table>	CAPACITANCE		PIN No.	ABSOLUTE (PF) NORMALIZED	2	2.20 1.75	<b>PROPAGATION DELAY</b> ---- LOW TO HIGH ---- HIGH TO LOW $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$
CAPACITANCE								
PIN No.	ABSOLUTE (PF) NORMALIZED							
2	2.20 1.75							



TOP/BOTTOM INPUT PAD

STAR STANDARD  
CELL NO. 9200




0 DEVICES  
1 PIN

CELL WIDTH = 10 GRIDS

SILICON GATE CMOS


LOGIC SYMBOL



TRUTH TABLE

N/A

SCHEMATIC



DYNAMIC DATA

RISE & FALL

PROP. DELAY

N/A

N/A

RELATIVE TO OUTPUT VOLTAGE

TRANSITION TIME	CAPACITANCE		PROPAGATION DELAY
	PIN No.	ABSOLUTE (PF) NORMALIZED	
--- RISE --- FALL $T_R = T_{OR} + T_{1R}(F/D)$ $T_F = T_{OF} + T_{1F}(F/D)$	2	2.50 2.00	---- LOW TO HIGH ---- HIGH TO LOW $T_{LH} = T_{OLH} + T_{1LH}(F/D)$ $T_{HL} = T_{OHL} + T_{1HL}(F/D)$

TOP/BOTTOM OUTPUT PAD  0 DEVICES 1 PIN      CELL WIDTH = 10 GRIDS	<b>STAR STANDARD</b> <b>CELL NO. 9210</b>	
--	--	--

<b>LOGIC SYMBOL</b>  	<b>TRUTH TABLE</b>  N/A
-----------------------------	-------------------------------

<b>SCHEMATIC</b>  
--------------------------

<b>RISE &amp; FALL</b>  N/A	<b>DYNAMIC DATA</b>	<b>PROP. DELAY</b>  N/A
-----------------------------------	---------------------	-------------------------------

RELATIVE TO OUTPUT VOLTAGE			
<b>TRANSITION TIME</b> --- RISE --- FALL  $T_R = T_{OR} + T_{1R}(F/O)$ $T_F = T_{OF} + T_{1F}(F/O)$	PIN No.	<b>CAPACITANCE</b> ABSOLUTE (PF)    NORMALIZED  2                      2.20                      1.75	<b>PROPAGATION DELAY</b> ---- LOW TO HIGH ---- HIGH TO LOW  $T_{LH} = T_{OLH} + T_{1LH}(F/O)$ $T_{HL} = T_{OHL} + T_{1HL}(F/O)$

## REFERENCES

1. J. M. Gould and T. M. Edge, "The Standard Transistor Array (STAR), Part I, A Two-Layer Metal Semicustom Design System," Proceedings of the Seventeenth Design Automation Conference, Minneapolis, MN, June 23-25, 1980, pp. 108-113.
2. Xerox Corp., "Xerox BASIC, Language, and Operations Reference Manual," Publications No. 90 15 46G, August 1974.
3. T. M. Edge, "C-MOS Bulk Metal Design Handbook," Marshall Space Flight Center, AL, NASA TM-78126, August 1979.
4. Xerox Corp., "Xerox Control Program - Five (CP-V), Time-Sharing Reference Manual," Publication No. 90 90 07F, February 1974.
5. Xerox Corp., "Xerox Control Program - Five (CP-V), Time-Sharing User's Guide," Publication No. 90 16 92D, June 1973.
6. G. W. Cox and B. D. Carroll, "Standard Transistor Array (STAR), Addendum 1 to Volume 1: CAPSTAR User's Guide," Electrical Engineering Dept., Auburn University, Auburn, AL, NASA CR-161291, September 1981.
7. R. A. Wright, "Research Study: Device Technology, Star Router User's Guide," M & S Computing, Inc., NASA CR-161213, May 1979.
8. J. E. Schroeder, R. L. Lichtel, and B. L. Gingerich, "An Advanced, Radiation Hardened Bulk CMOS/LSI Technology," IEEE Transactions on Nuclear Science, Vol. NS-28, No. 6, December 1981, pp. 4033-4037.
9. C. F. Gibbon, D. H. Habing, and R. S. Flores, "A Radiation-Hard Silicon Gate Bulk CMOS Cell Family," IEEE Transactions on Nuclear Science, Vol. NS-27, No. 6, December 1980, pp. 1712-1715.
10. H. Shichman and D. A. Hodges, "Modeling and Simulation of Insulated-Gate Field-Effect Transistor Switching Circuits," IEEE J. Solid State Circuits, Vol. SC-3, September 1968, pp. 285-289.
11. L. W. Nagel and D. O. Pederson, "SPICE (Simulation Program with Integrated Circuit Emphasis)," Berkeley, CA, University of California, Electronics Research Laboratory, Memorandum ERL-M382, April 12, 1973.
12. A. Vladimirescu and S. Liu, "The Simulation of MOS Integrated Circuits Using SPICE2," Berkeley, CA, University of California, Electronics Research Laboratory, Memorandum No. UCB/ERL M80/7, February 1980.

13. Engineering Staff of American Micro-systems, Inc., MOS Integrated Circuits: Theory, Fabrication, Design, and Systems Applications of MOS LSI, Van Nostrand Reinhold Co., 1972.
14. J. E. Schroeder, A. Ochoa, Jr., and P. V. Dressendorfer, "Latch-Up Elimination in Bulk CMOS LSI Circuits," IEEE Transactions on Nuclear Science, Vol. NS-27, No. 6, December 1980, pp. 1735-1738.
15. A. B. Glaser and G. E. Subak-Sharpe, Integrated Circuit Engineering Design, Fabrication, and Applications, Addison-Wesley Publishing Company, 1977.